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Abstract
Global mobile traffic is expected to continue to increase at an astonishing rate in the
future, due to the ever-increasing number of mobile phone subscribers and the adoption
of smart devices which generate significantly more mobile traffic. To satisfy this growth
in demand, it is envisioned that future 5th Generation (5G) mobile networks will utilize
lower powered small-cell base stations and base stations with large antenna arrays to greatly
improve network coverage and capacity. A power amplifier (PA) is a critical component in
a base station’s transmitter, required to boost the signal power such that it is high enough
for transmission to the intended receiver. The design of the PA for 5G base stations,
however, presents new challenges to designers.
When driven with modern wideband communication signals, the PA must be both
efficient and linear in order to minimize power consumption, improve reliability, maintain
transmission accuracy, and avoid interference with neighbouring signals. In conventional
high-powered macrocell base station designs, the aforementioned requirements are usually
satisfied using a two-step procedure. First, the PA is designed using a Doherty power
amplifier (DPA) topology, which has high efficiency, but poor linearity. Then, digital
predistortion (DPD) linearization techniques are applied to ensure that the DPA attains
the required linearity performance. However, for the lower-powered PAs needed in small
cells and large antenna arrays, the relatively high power overhead of DPD techniques, which
does not scale down as the power range of the PA decreases, make them unattractive PA
linearization solutions.
In response, a new PA linearization technique is proposed and developed in this thesis.
It is based on the design and addition of a linearization amplifier (LA), an approach
which can help the PA attain the required linearity even when it is driven with modern
communication signals with very wide bandwidths. Of particular note, the LA’s power
consumption is relatively low, it scales with the PA’s power range, and it does not increase
with signal bandwidth. These qualities make it highly suitable for use with PAs in future
5G small-cell base stations and base stations with large antenna arrays.
To validate the proposed technique’s effectiveness, a prototype circuit was designed,
fabricated and applied to a high peak efficiency 6 W class AB PA with a centre frequency
of 850 MHz. When stimulated by a wideband 40 MHz signal, the PA’s adjacent channel
leakage ratio (ACLR) was improved by up to 13 dB after the addition of the LA. This
enabled the PA to achieve an ACLR of about -45 dBc without the use of any other lin-
earization techniques. Significant ACLR improvements were also observed for signals with
even wider bandwidths of up to 160 MHz. Moreover, it was shown that the LA could
iv
be used in conjunction with a simple predistorter to further improve the efficiency and
linearity of the class AB PA.
Next, the LA is augmented with a conventional DPA design to form a new linear DPA
topology that was able to achieve a better linearity-efficiency trade-off compared to the
linearized class AB PA. To accomplish this, a study of the interactions between the LA and
DPA circuitries was conducted and a design strategy was developed to determine the circuit
parameters that maximized ACLR improvement while minimizing power consumption. For
validation purposes, this strategy was applied to design a proof-of-concept prototype with
a centre frequency of 800 MHz and a peak envelope power of 12 W. With the addition of
the LA, a more than 11 dB improvement of the ACLR was obtained at the prototype’s
output when it was driven with signals with up to 40 MHz of modulation bandwidth:
an ACLR of about -45 dBc or better was achieved over wide average power range. As
expected, the efficiency of the linear DPA topology remained significantly higher than the
linearized class AB PA for all signals tested.
Another challenge faced in particular by PAs in a large antenna array, is that it will
experience dynamic load impedance variations due to antenna coupling. This unwanted
variation in the load impedance can cause instability and significant distortions at the
output of the PA that is difficult to remedy using conventional techniques. To address
these issues, it is shown in the last part of this thesis that the LA can be used to mitigate
this problem by minimizing the amount of load impedance variation seen by the PA due
to antenna coupling, such that it remains closer to its optimal value, and by maintaining
excellent linearization across a wide range of load impedance values.
v
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Currently, there are more than 5 billion unique mobile phone subscribers in the world. This
means that more than two-thirds of the world’s population now has a mobile subscription
and can access a mobile network. It is easy to see why mobile networks have become such
an integral part of our lives. For example, they have allowed us to stay connected with
each other and access the internet across a very wide geographic area. In the future, it
is expected that the number of mobile subscribers will continue to increase, reaching 5.9
billion by the year 2025 [1]. At the same time, more and more mobile users are adopting
smart devices like smartphones, which generate significantly more mobile traffic compared
to basic-featured cell phones because they allow the users to enjoy a variety of bandwidth-
hungry mobile applications such as video streaming. For instance, an average smartphone
in 2018 uses about 5.6 GB of data per month, and it is estimated that this number will
increase to 21 GB per month by the end of 2024 due to increased video viewing time,
more embedded video content, and higher video resolutions with more demanding formats
(e.g., augmented/virtual reality) [2]. Both the rising number of smartphone users and the
increasing data usage by these smart devices have driven global mobile traffic to grow at an
astonishing rate. According to a report by Ericsson, global mobile data traffic in Q3 2018
grew close to 79 percent year-on-year, and is expected to be five times higher, reaching 136
exabytes per month by the end of 2024 [2].
In response, mobile networks have had to evolve rapidly to accommodate this explosive
growth in data traffic. At present, mobile networks are moving towards a heterogeneous
























Figure 1.1: Illustration of (a) small cells in HetNet and (b) large antenna arrays used in a
transmitter in a massive MIMO system.
traditional macrocell base stations to improve network coverage and capacity [3]. Com-
pared to macrocell base stations, small cells are smaller, shorter ranged, lower powered,
less expensive, and can be more easily installed. This allows them to be sited in densely
populated urban areas to improve network capacity (more cells covering fewer users), and
in areas not covered by the macrocell base stations (such as certain rural or indoor areas)
to improve network coverage. Another advantage of using small cells is that the average
distance between the user and the base station is now shorter. This helps to improve both
the data rate and energy efficiency [4].
The addition of small cells alone, however, is not enough to satisfy the orders of magni-
tude increase in mobile data traffic predicted for the future. Hence, it has been envisioned
that 5th Generation (5G) systems will make use of massive MIMO technology at sub-6-
GHz frequencies to enable each base station to serve multiple, spatially separated users
using the same time and frequency resource. By doing this, the capacity of the network will
be increased without requiring additional base stations or spectrum [5]. Massive MIMO
technology relies on the use of a large number of antennas in an antenna array to accom-
plish spatial multiplexing where each spatial channel carries independent information as
illustrated in Fig. 1.1(b). It is also anticipated that 5G systems will expand into the under-
utilized millimeter wave (mmWave) frequencies where a large amount of spectrum is still
available [6]. This will allow service providers to significantly increase their channel band-
width, translating to higher data transfer rates. A key enabler for mmWave transmission
is the use of massive MIMO systems with large antenna arrays to focus the transmitted
signal into a narrow beam aimed at the user. This could effectively increase the gain of
the transmitting and receiving antennas and partially overcome the higher path-loss at
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Table 1.1: Small cells and macrocell base station range and power levels [11]
Cell Type Cell Radius (km) Output Power (W)
Pico Cell 0.1 to 0.2 0.25 to 1
Micro Cell 0.2 to 2 1 to 10
Macro Cell 8 to 30 10 to >50
mmWave frequencies [7]. Note that, compared to sub-6-GHz massive MIMO systems, it
is anticipated that mmWave massive MIMO systems will use analog/hybrid beamform-
ing instead of full digital beamforming. This means mmWave massive MIMO will be less
flexible and will have lower user multiplexing capability [8].
Notice from Fig. 1.1(b) that in a large antenna array, each antenna needs to be driven
by a power amplifier (PA). The PA is a critical component in a base station’s transmitter
because it is used to boost the power of the communication signal such that it is high enough
for transmission to the receiver. The PA must operate efficiently, as they are the largest
energy consumer in the transmitter chain. Furthermore, they should operate linearly in
order to minimize signal distortion and interference with signals in neighbouring frequency
bands. To achieve both these goals, a two-step procedure is usually taken. Firstly, the PA
is designed using topologies or classes of operation which optimize peak power and back-off
power efficiency at the cost of linearity. It is important for the PA to have high efficiency
at power back-off because modern communication signals have high peak-to-average power
ratios (PAPR) [9]. As a result, the PA is expected to operate in back-off power the majority
of the time. Then, linearization techniques are introduced to ensure that the PA attains the
required linearity performance. Predistortion techniques, in particular digital predistortion
(DPD) variations [10], have become the preferred linearization approach for high powered
macrocell base station PAs. These approaches have benefited from advancements in digital
signal processors and allow for excellent linearization.
The recent trend towards small cells and large antenna arrays, however, means that
the PAs will now be lower powered than those in conventional macrocell base stations.
This could render existing DPD techniques unattractive due to the relatively high power
overheads that do not scale down with power range. To illustrate this point, the typical cell
radius and PA power of several different categories of small-cell and macrocell base stations
are given in Table 1.1. The base station’s output power can vary from tens and hundreds
of watts for a macrocell down to a few watts for a pico or micro cell. Now, a typical DPD
system can require a few watts of power consumption [12]. So, it would not significantly
decrease the efficiency of a high powered macrocell PA because its power consumption is
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small compared to the macrocell’s output power. However, for low powered PAs the power
consumption of DPD becomes relatively large and would significantly decrease the PA’s
overall efficiency, giving a poor trade-off between linearity and efficiency. This problem is
exacerbated when we consider using DPD to linearize large antenna array systems. Firstly,
the power range of the PAs in a large antenna array is further reduced. The greater the
number of antennas, the lower the power required from each PA. Secondly, the cost of DPD
would be multiplied by the number of PAs in the system if each PA is linearized using
DPD. Lastly, DPD techniques for large antenna array systems must be even more complex
because, in addition to the nonlinearity of each PA, the coupling between the antennas
add another source of distortion in the antenna array system that must be mitigated by
the DPD in order to attain the required linearity.
1.2 Thesis Objective
In light of the fact that conventional linearization techniques used for macrocell PAs are
no longer attractive for PAs in small cells and large antenna arrays, the objective of this
thesis is to develop a PA linearization technique which is more suitable for these emerging
applications. The following steps will be taken towards the achievement of this goal:
1. Develop a novel linearization technique which possesses the following attributes:
• Its power consumption should be relatively low and scalable compared to the
PA’s output power. In other words, the power consumption of the linearization
circuitry should decrease as the power range of the PA decreases. This ensures
that the overall efficiency of the PA is not degraded when the power range of
the PA is scaled down.
• It should enable the PA to meet the linearity requirements of modern commu-
nication standards when driven with wideband signals.
2. Verify the new linearization technique by developing a design strategy and applying
it to a conventional class AB PA as a proof of concept.
3. Develop a design strategy to apply the proposed linearization technique to a high
back-off efficiency Doherty power amplifier (DPA) topology to further improve the
PA’s linearity-efficiency trade-off.
4. Investigate the proposed technique’s capacity to counter the unwanted effects of
coupling between the antennas in a large antenna array system.
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1.3 Thesis Outline
Chapter 2 shows that conventional PA designs will have low efficiency when driven with
modern communication signals, highlighting the need for PA topologies with high efficiency
at power back-off. An overview of some popular back-off efficiency enhancement topologies
are given here. The effects and sources of PA distortions are also briefly discussed, to
emphasize the importance of PA linearization techniques, and an overview of existing PA
linearization techniques is provided.
Chapter 3 introduces a novel PA linearization technique suitable for low powered PAs
that is based on the design and addition of a linearization amplifier (LA). The technique
is analyzed in detail and used to linearize a class AB PA. The design of a proof of concept
prototype is also presented, and measurement results of the prototype are shown to validate
the technique’s effectiveness. In addition, a joint-linearization setup is created by using the
LA in conjunction with a simple predistorter, and measurement results demonstrate that
the joint-linearization configuration is able to further improve linearity and reduce power
consumption.
In Chapter 4, the LA is augmented with a high back-off efficiency DPA topology to
form a new linear DPA topology. A study of the interaction between the LA and the DPA
is detailed here, as well as the design method developed from the study. The design of a
proof-of-concept prototype is also presented, and measurement results show that the new
linear DPA topology is capable of achieving high efficiency and linearity when stimulated
by wideband modulated signals.
Next, in Chapter 5, the LA is studied for its capacity to remedy the unwanted dynamic
load impedance variations caused by antenna coupling in large array antennas. Initial
simulation results are provided to validate the analysis.
Finally, Chapter 6 concludes the thesis by summarizing the contributions of this work
and discussing possible directions for future research.
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Chapter 2
PA Efficiency Enhancement and
Linearization Techniques
2.1 PA Efficiency
The power efficiency of the PA characterizes how well it converts the power supplied to it
into useful output signal power. This is a critical design parameter because the PA is one
of the largest power consumers in the transmitter, and a low efficiency PA can consume an
excessive amount of power. Furthermore, the wasted energy is converted into heat which
can reduce the PA’s reliability and require additional cooling. One common measure of
power efficiency is drain efficiency (DE), defined as the ratio between the desired output
signal power Pout to the input DC power PDC . Another measure of power efficiency, power
added efficiency (PAE), also takes into consideration the input signal power Pin. The two
measures of efficiency are given in Fig. 2.1. For the analysis in this section it will be
assumed that the PA’s gain is high such that Pout ≈ Pout − Pin. Hence, the two efficiency





DE = Pout / PDC
PAE = (Pout - Pin) / PDC
























(c) Ids versus Vds
Figure 2.2: Ideal FET model characteristic.
2.1.1 Ideal Field Effect Transistor
The field-effect transistor (FET) is the most common transistor used in base station PA
designs, and the efficiency analysis in this section will use, for simplicity and clarity, the
ideal FET model shown in Fig. 2.2(a) [13]. The relationship between the gate source
voltage (Vgs) and drain source current (Ids) is given in Fig. 2.2(b) for a drain source voltage
(Vds) greater than the knee voltage Vk. As can be seen, when Vt < Vgs < Vsat, where Vt
is the threshold voltage, the ideal transistor behaves as a voltage-controlled current source
with a transconductance of gm. Unlike small-signal amplifiers, the PA is designed to utilize
the maximum current and voltage swing of a transistor. Hence, the saturation current
(Imax), breakdown voltage (Vmax), as well as Vk are specified. For efficiency analysis, Vk
will be assumed to be zero to further simplify the analysis.
In reality, the transistor will include parasitic elements, gm is not constant, Vk is not
zero, and the input and output impedances are not infinite. These nonidealities will be
become more critical when we look at the sources of PA distortions later on in Section
2.3.2.
2.1.2 Efficiency of Conventional PA Topologies
Class A One of the simplest PA topologies is the class A PA. The schematic of the class
A PA and its waveforms with a sinusoidal input are shown in Fig. 2.3. Notice that the
gate (VGG) and drain (VDD) bias are set such that the direct current (DC) current and
voltage at the drain are Imax and Vmax/2, respectively, and the load resistance Ropt is set to
Vmax/Imax to ensure maximum Vds swing and, therefore, maximum possible output power





























Figure 2.3: A (a) simplified class A PA schematic and its (b) gate and drain waveforms
with a sinusoidal input. Vk is assumed to be zero to further simplify the analysis.
the class A PA can be found to be VmaxImax/4 and V1I1/2, respectively, where V1 and I1
are the amplitudes of Vds and Ids, respectively, at the sine wave frequency. Then, the DE








The efficiency of the class A PA is highest at maximum output power (V1 = Vmax/2,
I1 = Imax/2, and DEA = 50 %). At power back-off, the DE of the class A PA will decrease
linearly with output power. The reason why DE drops so quickly is because PDC−A stays
constant regardless of its output power. In fact, PDC−A stays constant at VmaxImax/4
even when there is no output power. The DE of a class A PA is next plotted versus
power back-off in Fig. 2.4 as well as the probability distribution function (PDF) of a
20 MHz Wideband Code Division Multiple Access (WCDMA) signal with 7.6 dB PAPR.
Notice how the majority of the signal is at large power back-off, where the efficiency of the
PA is low, and the expected DE can be found to be 9.6 % when this WCDMA signal is
transmitted through a class A PA. This means that for a mere 1 W of output power more
than 10 W of DC power is required by the PA, and more than 9 W of power is wasted.
Class B The gate bias of the PA can be reduced to improve the PA’s peak efficiency
performance, leading to more efficient PA operation classes such as the Class B PA. A
simplified schematic of a class B PA and its waveforms with a sinusoidal input are shown
in Fig. 2.5. VGG is now set such that the DC value of Ids is zero when there is no signal
input, and as a result, the transistor will only conduct for half of the signal period. This is
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Figure 2.5: A (a) simplified class B PA schematic and its (b) gate and drain waveforms
with a sinusoidal input. Vk is assumed to be zero to further simplify the analysis.
what enables the class B PA to attain a higher efficiency, but Ids will now have significant
components at harmonic frequencies which should be shorted using, for example, a tank
circuit with a resonant frequency at the fundamental frequency fo.
The DE of the class B PA can be found through Fourier analysis of the Ids waveform.
The relationship between the amplitude of the fundamental frequency and DC component
















At peak output power, V1 = Vmax/2, and the DE of the class B PA is 78.5 %. This is a
significant improvement from the class A PA (50 %). Moreover, notice that the class B
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PA’s DE does not decrease linearly with power as does the class A PA. Rather, it decreases
linearly with V1, which is proportional to the square root of the output power. If we use
a class B PA to amplify the WCDMA signal (whose PDF was shown in Fig. 2.4), we can
expect a DE of about 38.4 %. This means that the class B PA would consume four times
less power than the class A PA.
Class AB and class C PAs also have a lower gate bias, and as a result, better efficiency
than the class A PA. The class C PA is even more efficient than the class B PA, but it has
the poorest linearity, gain, and maximum output power. The class AB PA, on the other
hand, has a higher gain than the class B PA, but it has a lower efficiency. See [14] for a
more detailed discussion and comparison between these classes of operation.
2.2 Back-off Efficiency Enhancement Techniques
We saw in the previous subsection that the DE of the PA at power back-off can be improved
by going to different classes of operation (for example, from class A to class B). The back-off
efficiency of these conventional PAs can be further improved using the back-off efficiency
enhancement techniques we will discuss next.
2.2.1 Envelope Tracking
Notice from Eq. (2.2) that if VDC can be made to decrease with V1, such that they
are always equal, then DE of a class B PA can be maintained at 78.5 % at all output
powers. This is the basic idea behind drain modulation techniques where the drain bias
of the PA’s transistor is modulated with the envelope of the signal to improve power
back-off efficiency. The envelope tracking (ET) technique is one of the more popular
drain modulation techniques, and a block diagram of the ET system is given in Fig. 2.6.
Drain modulation in the ET system is achieved through an envelope amplifier (EA) which
modulates the drain supply voltage of the PA according to the signal’s magnitude. The
EA topology is usually based on a linear and efficient hybrid topology which comprises
of a parallel linear voltage source and a highly efficient switched current source [15], and
extensive research has been done to further increase its efficiency. For example, by using
dual-switch supply, up to 80 % efficiency has been achieved by the EA when transmitting
WCDMA signals [16]. By increasing the EA efficiency, the efficiency of the overall ET
system is increased as well since the efficiency of the ET system is given by ηET = ηEAηPA,








Figure 2.6: Simplified ET system block diagram.
Excellent efficiency performance has been achieved by ET systems. For instance, the
system in [17] attained about 60 % efficiency with a WCDMA signal.
An advantage of ET is that it is agnostic to the carrier frequency of the PA, and the radio
frequency (RF) bandwidth of the ET system is only limited by the RF bandwidth of the
PA employed. Hence, if broadband PA topologies such as class J [18] or push pull [19] were
used to design the PA then the ET system can achieve high-efficiency performance across
an extensive frequency range. The instantaneous modulation bandwidth of a base station
ET system, however, is limited by the slew rate or bandwidth of the EA. The envelope
of communication signal using IQ modulation is given by
√
I2 +Q2, where I and Q are
the in-phase and quadrature components, respectively. The bandwidth of the envelope
signal will be 3-4 times larger than the signal due to the nonlinear transformation, and
this high bandwidth requirement can degrade the efficiency and accuracy of the EA [20].
Fortunately, the EA output does not have to faithfully follow the actual envelope in an
ET system. Hence, envelope shaping functions have been proposed and used to reduce the
bandwidth of the envelope signal [20–22]. This can simplify the EA design and improve its
efficiency, but nevertheless, with the modulation bandwidth of communication signals set
to dramatically increase in the future the difficulty of designing an efficient EA with very
high bandwidth can severely limit the application of ET systems.
2.2.2 Outphasing
The principle of outphasing modulation, which was proposed in the 1930’s [23], can be
illustrated using the simplified outphasing system shown in Fig. 2.7. If an amplitude and
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Figure 2.7: Simplified outphasing system.
the PA inputs are fixed amplitude signals which can be written as follows:
S1(t) = cos(ωt+ φ(t) + cos
−1(A(t)))
S2(t) = cos(ωt+ φ(t)− cos−1(A(t))) (2.3)
If the PAs have a gain of Gpa, then the output voltage is equal to
Sout(t) = Gpa(S1(t) + S2(t)) = 2GpaA(t)cos(ωt+ φ(t)). (2.4)
Notice how A(t) is effectively encoded into input signals as a differential phase shift, and
then recovered at the output using the combiner. For example, the maximum output
amplitude is achieved when S1(t) and S2(t) are in phase, and the output amplitude is zero
when they are antiphase. As a result, the input and output of each PA only needs to be
phase modulated, and highly efficient nonlinear PAs, like a saturated class B PA, can now
be used, ideally, without compromising the output’s linearity.
Either an isolated or non-isolated power combiner can be utilized to combine the power
of the two PAs in the outphasing system. With a non-isolated combiner, however, the
load impedance seen by the PAs will become more reactive as the two outputs become
more out of phase. Although no real power is dissipated by the reactive load, the PA that
is used to supply reactive power to the reactive load will consume a certain amount of
real power. Thus, the outphasing PA’s efficiency will be lower at low power levels. This
problem can be somewhat remedied by adding a shunt reactance to tune out the reactance
seen by the PA for a given amplitude, but this will only maximize the efficiency around
that particular amplitude. Nevertheless, through careful selection of the shunt reactance
the average efficiency can be improved by as much as a factor of two compared to a class
B amplifier [24]. This approach does, however, compromise the linearity of the outphasing
system due to the impedance mismatch between the two PAs [25].
Alternatively, isolated combiners, like the Wilkinson power divider or a hybrid com-
biner, can be used instead which ensures that the both PAs see a constant resistive load
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at all signal levels. While this improves the linearity of the outphasing system, both PAs
will now deliver full power at all output power levels. As a result, efficiency will rapidly
decrease at power back-off [26]. Work has been done to try to remedy this problem by
replacing the load resistor at the difference port of a 180◦ hybrid combiner with a converter
that can reuse some of the wasted power at power back-off by returning it to the power
supply of the PAs [27]. While this technique can improve the PA’s efficiency, one of the
undesirable consequences is that the impedance of the converter is a function of input
power, and can only be matched at one power level. This, in turn, can affect the isolation
of the combiner and generate unwanted distortions.
Lastly, a couple of other caveats of the outphasing system should be mentioned here.
First the amplitude of PA’s input signals are constant versus output power in a conventional
outphasing system. Hence, the gain of the outphasing amplifier is reduced at power back-
off, and this can significantly decrease the overall PAE of the outphasing system if the gain
of the PAs are not high enough [28]. Secondly, the bandwidths of the input signals are
expanded due to the inverse cosine operation, and will stretch into the adjacent channels.
Any mismatches in the phase and gain of the two PAs means that these out-of-band
components will not be perfectly cancelled, and will thus introduce new distortions at
the output. In most practical situations, additional calibration and a feedback loop are
required to compensate for these mismatches [29].
2.2.3 Doherty Amplifier
While drain modulation improves back-off efficiency by decreasing the drain bias, load
modulation techniques, on the other hand, improves back-off efficiency through increasing
the load resistance, and thus V1, at lower output powers. This, as can be seen from Eq.
(2.2), can also increase the class B PA’s efficiency. The DPA topology is an example of a
PA topology which utilizes load modulation to enhance its power back-off efficiency [30],
and a simplified DPA topology is shown in Fig. 2.8(a). The impedance seen by the carrier








where ZT is the characteristic impedance of the quarter-wave transformer, and Ip and Ic
are the magnitude of the fundamental currents from the peaking and carrier transistors,
respectively. Notice that we can control Zc by controlling the value Ip. The higher Ip is,
the lower the Zc is.
13
RL















(a) Simplified DPA topology

















































(b) Ideal DPA currents and voltages
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(d) Ideal DPA efficiency
Figure 2.8: Simplified DPA topology and its ideal performances.
Next, the ideal DPA voltages and currents are plotted in Fig. 2.8(b), and the ideal
impedance seen by the carrier and peaking transistor, Zp, are plotted in Fig. 2.8(c). At
low output power levels, when |Vin| is below Vin max/2, the peaking transistor is off, and Zc
stays constant at a value of 2Ropt. At higher output powers the peaking transistor turns
on, and Ip will cause Zc to decrease according to Eq. (2.5). The purpose of decreasing Zc
is to keep the fundamental voltage at the drain of the carrier transistor Vc at a constant
value of VDD. If Vc increases beyond VDD the transistor will become strongly saturated
1,
and the output will be heavily distorted as a result.
The DE of the DPA is calculated and plotted in Fig. 2.8(d) for the case when both
transistors are biased for class B operation. When Vin is less than Vin max/2, the peaking
amplifier is off and the DE of the DPA increases linearly from zero to 78.5 %: Zc is double
that of a conventional class B PA in this operation region (2Ropt instead of Ropt). Hence,
1In practice, Vc should be less than VDD to avoid strong saturation due to the non-zero value of Vk.
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the amplitude of the fundamental voltage at the drain of the carrier transistor (V1) is also
doubled. As a result, the carrier transistor’s DE is two times higher than the maximum
DE of a class B amplifier when Vin = Vin max/2 according to Eq. (2.2). When Vin is higher
than Vin max/2, the DE of the DPA becomes a function of both the carrier and peaking
amplifier’s power consumption. While the DE of the carrier transistor stays constant
at 78.5 %, the efficiency of the peaking transistor increases from 39.25 to 78.5 % as Vin
increases from Vin max/2 to Vin max. The DE of a class B and class A PA is also plotted
on Fig. 2.8(d) for comparison. Notice that at 6 dB power back-off (Vin = Vin max/2), the
DE of the DPA is 2 and 6.28 times higher than the DE of the class B and class A PA,
respectively.
The RF bandwidth of conventional DPAs is limited by its use of a narrowband quarter-
wave line. However, recent works on three-way DPAs [31], digital DPAs [32,33], and DPAs
with modified design methods have significantly increased its bandwidth capability [34–37].
For example, three-way DPAs can achieve over 55 % efficiency at an output back-off of up to
9 dB over a wide frequency range from 0.73-0.98 GHz [31]. In another example, the authors
in [34] utilized a wideband impedance inverter to push the DPA’s fractional bandwidth to
be greater than 50 % (470-803 MHz).
2.3 PA Distortions
To improve spectral efficiency, modern communication signals use modulation schemes
like quadrature amplitude modulation (QAM) which also carries information in the signal
amplitude. For example, the constellation diagram of a 16-QAM modulation scheme is
given in Fig. 2.9(a). Notice how the symbols representing the bit stream 1101 and 1001
have different magnitudes. As a result, the modulated signal will have a varying amplitude,
and this has led to the requirement for PAs which are highly linear versus input signal
amplitude such that it maintains the accuracy of the transmitted information and does
not generate interference for neighbouring signals.
Unfortunately, PAs have sources of distortions which prevent them from achieving the
required linearity. Hence, linearization techniques are necessary in achieving the required
PA linearity. In the following subsections, the effects and sources of PA distortion as well






































Figure 2.9: Illustration of a) 16-QAM constellation, b) AM-AM and AM-PM of a linear
(dashed line) and nonlinear (solid line) PA, and c) error vector.
2.3.1 Effects of PA Distortions on Communication Signals
A PA can have quasi-static as well as dynamic distortions (commonly referred to as memory
effects). The Quasi-static distortions of a PA are captured by its steady-state performance,
and can be measured using a continuous wave (CW) signal. A perfectly linear PA should
have an output voltage amplitude which is a scalar multiple of the input signal. If the input
signal is given by A cos(ωt). Then the linear output can be written as KA cos(ωt + φ),
where K and φ are the constant gain and phase shift of the linear amplifier, respectively.
In a nonlinear amplifier, the output is now given as K(A)A cos(ωt+φ(A)), where the gain
K(A) and phase shift φ(A) changes versus input signal amplitude, leading to AM-AM and
AM-PM distortions, respectively, as shown in Fig. 2.9(b).
Both AM-AM and AM-PM distortions will cause constellation points to deviate from
their ideal values, thus reducing signal transmission quality. The amount of deviation
caused by the PA distortions can be characterized by the error vector magnitude (EVM),




where Perror and Pref are the root-mean-square power of the error vector and ideal signal
vector, respectively. The error vector is illustrated in Fig. 2.9(c) for one symbol. The higher
EVM is, the further away the measured constellation point is from its ideal location.
Quasi-static distortions will also cause the frequency spectrum of the signal to expand
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Figure 2.10: Expected output spectrum distortions with a two-tone input.
with the following input: vin(t) = Acos(ω1t) + Acos(ω2t), where A is the magnitude of
both tones, and ω1 and ω2 are the frequency of tone 1 and 2, respectively. For a weakly
nonlinear PA with AM-AM distortion, its output can be approximately modeled as
vout(t) = k1vin(t) + k2vin(t)
2 + k3vin(t)
3 . . . , (2.7)
where vout(t) and vin(t) are the output and input voltages of the PA, respectively, at time
t, k1 is the small signal gain, and k2 and k3 are the coefficient for the second and third-
order nonlinear terms, respectively. Substituting the two-tone input into Eq. (2.7), it can
be shown that new frequency components are generated at a frequency of mω1 + nω2,
where m + n is the order of the distortion [38] (e.g., the third-order term will generate
distortions at ω1, ω2, 2ω2 ± ω1, 2ω1 ± ω1, 3ω1, and 3ω2). Fig. 2.10 shows the expected
output spectrum with up to third-order distortions. In addition to harmonic distortions
(2ω1, 2ω2, 3ω1, and 3ω2), intermodulation distortions (IMD) are generated which are a
combination of two or more frequencies. The most troublesome IMDs are the third-order
intermodulation distortion (IMD3) at 2ω1 − ω2 and 2ω2 − ω1 because they are usually
the largest IMDs and are difficult to filter out because they are close in frequency to the
output signal. With a modulated signal, the spreading of the signal into adjacent frequency
bands can be characterized by the adjacent channel leakage ratio (ACLR), which gives the
ratio between the leakage power in the adjacent channel to the power in the main signal
bandwidth. ACLR in dB is given by
ACLR = P (B1)− P (B2), (2.8)
where P (B1) and P (B2) is the total power in dBm for the main signal bandwidth B1 and
adjacent channel B2, respectively, as illustrated in Fig. 2.11(a). The smaller the value of
ACLR, the smaller the amount of power leakage, and the less the transmission will interfere
with a neighbouring signal.
In addition to quasi-static distortions, the PA also has dynamic distortions which are
















































Figure 2.12: Simplified PA schematic for quasistatic distortion analysis.
domain, dynamic distortions can modify the magnitudes and phases of the intermodulation
distortions. IMD imbalance for example is one of the consequences of dynamic distortions
[39]. In the time domain, dynamic distortions will cause the AM-AM and AM-PM of the
PA to demonstrate hysteresis effects where, for a given input, there can be many possible
outputs depending on what the previous inputs are as illustrated in Fig. 2.11(b).
2.3.2 Sources of Distortion
In this section, a brief overview of some of the significant sources of PA distortion is given
to highlight the need for PA linearization technique. First, to study sources of quasi-static
distortions, a simplified PA with a large-signal transistor model is drawn in Fig. 2.12.
This circuit will be analyzed in the frequency domain, and an equivalent frequency domain




and Vgs(f) is the drain source current and gate source voltage of the transistor, respectively,











Figure 2.13: Frequency domain equivalent circuit of the PA.
drain source voltage Vds(f) is a linear function of the output voltage across the load, the
linearity of the PA can thus be analyzed through the relationship Vds(f)/Iin(f). It can be
found that the magnitude and phase of Vds(f)/Iin(f) can be expressed as∣∣∣∣Vds(f)Iin(f)







≈ 180o + ∠Zgs(f) + ∠Zds(f) + ∠Zgd(f)
+ ∠Gm − ∠(Zds(f) + Zgd(f) + Zgs(f) + Zgs(f)Zds(f)Gm), (2.10)
respectively, where Zgs(f), Zgd(f), and Zds(f) are the impedance from the gate to source,
gate to drain, and drain to source, respectively, at frequency f . The PA is linear if the
magnitude and phase of Vds(f)/Iin(f) remains constant versus input power. However, PAs
will have sources of distortion which changes the magnitude and phase of Vds(f)/Iin(f)
versus input power. As few of these sources are briefly discussed next and a 6 W gallium
nitride (GaN) transistor (CGH40006) will be used as an example.
Nonlinear Transconductance The simulated drain source current Ids of the 6 W tran-
sistor is plotted in Fig. 2.14(a) versus Vgs. Note from this graph that, unlike the ideal FET
behavior shown in Fig. 2.2(b), Ids increases gradually at first when Vgs is just above Vt and
it gradually saturates near its maximum value. These nonidealities causes the large-signal
short-circuit transconductance, Gm, of a real transistor to be more nonlinear versus input
power. To demonstrate this, the Gm of the 6 W transistor is simulated and plotted in Fig.
2.14(b) for different quiescent currents (IQ). Notice how Gm varies with input power, and
the amount of variation is highly dependent on IQ. Recall from equations (2.9) and (2.10)
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Figure 2.14: Simulated (a) Ids versus Vgs of a 6 W GaN transistor and its (b) large-signal
short-circuit transconductance.
Knee Voltage Realistic transistors will have a non-zero knee voltage Vk, and in the Ids
versus Vds plot shown in Fig. 2.15(a) we can see that Ids drops rapidly when Vds goes
below Vk. To demonstrate how this can cause of distortions, the 6 W GaN transistor was
loaded with a 50 Ω output impedance at the fundamental frequency while the harmonic
frequencies are short-circuited. Next, the transistor was driven by a sinusoidal input, and
ids(t) and vds(t) are plotted in Fig. 2.15. Notice how ids(t) dips when vds(t) is pushed
below Vk. This dip in the ids(t) waveform will cause a steep decrease in the magnitude of
the gain, and thus AM-AM distortions. Going below Vk can also cause AM-PM distortions
depending on the harmonic terminations [40].
Non-linear Capacitance The parasitic gate source and drain source capacitance of
GaN transistors are strongly nonlinear versus the voltage across them. As a result, they
can cause both AM-AM and AM-PM distortions in the PA. For example, the gate source
capacitance Cgs affects both the magnitude and phase of Zgs(f), and a nonlinear Cgs can
lead to a change in both the magnitude and phase of Zgs(f) versus input voltage. This,
in turn, can cause both AM-AM and AM-PM distortions as can be seen from equations
(2.9) and (2.10). Note that it is possible to minimize the effects that Cgs nonlinearity has
on the AM-AM and AM-PM by carefully biasing the transistor and shorting the second
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Figure 2.15: Simulated (a) Ids versus Vds of a 6W GaN transistor and (b) an illustration
of distortion due to the knee region.
Baseband Drain Impedance This source of distortion can be illustrated using a two-
tone test. When the PA’s driven by two tones at ω1 and ω2, the PA’s nonlinear transistor’s
intrinsic current source generates a low frequency second-order intermodulation distortion
(IMD2) current at ω2 − ω1. This current then creates an unwanted IMD2 drain voltage
when it is driven through the impedance seen by the intrinsic current source Zds(ω2−ω1) as
illustrated in Fig. 2.16(a). This unwanted voltage will add to the PA’s distortions in a few
different ways. Firstly, if the output capacitance is nonlinear, then this IMD2 voltage will
modulate the value of the output capacitance, leading to dynamic AM-AM and AM-PM
distortions. Secondly, this IMD2 voltage can also be fed back to the input where it can
modulate the nonlinear input capacitor as well. Finally, and perhapes most detrimentally,
this IMD2 voltage is superimposed onto the RF signal, and as a result the transistor’s drain
voltage can be sporadically pushed below the knee voltage as illustrated in Fig. 2.16(b).
These sporatic knee region intrusions can cause strong dynamic distortions that greatly
reduce the linearity and linearizabilty of the PA [42].
Thermal and Trapping Effects Thermal and trapping effects are device level effects
that can cause dynamic distortions in the PA. Thermal effects occur when the temperature
of the transistor is not constant over time. Since the gain of the PA is dependent on the
temperature, this would result in the PA having time dependent behaviours. Moreover,
the transistor device can have trapping effect, where the capture and release of carriers
can cause unwanted current collapse and drain-current transients [43]. Both thermal and
trapping effects become negligible, however, when the thermal and charge trapping time
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Figure 2.16: Illustration of the (a) generation and (b) effects of unwanted low frequency
drain modulation.
constants is much larger than the timescale of the signal envelope [44].
Frequency Dispersive Gain and Group Delay Variation of the PA’s gain and group
delay can also cause dynamic distortions. This means that when the PA is driven by a
wideband signal, the gain and group delay experienced by each frequency component will
be different, and the output signal will be distorted as a result. This source of dynamic
distortion can be minimized by carefully designing the PA’s matching network to desensitize
the PA’s AM-PM to frequency and power, and to maintain constant group delay versus
power and frequency within the modulated signal bandwidth [41].
2.3.3 Additional Sources of Distortions in Back-Off Efficiency
Enhancement Topologies
Aside from the aforementioned sources of distortion, back-off efficiency enhancement topolo-
gies can introduce additional sources of distortion which can further degrade output lin-
earity. In particular, we will focus on the distortions in the DPA because it seems to be
the most promising topology for future base stations.
Load Modulation As was shown in Fig. 2.8(c), the impedance seen by the drain of
the carrier transistor in the DPA changes versus input power after the peaking amplifier is
turned on. This load modulation ensures that the carrier transistor is not pushed further
into saturation at high power, and is therefore critical to the DPA’s linear operation.
Recently, however, authors in [45] have shown that this change of load impedance is actually
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a source of AM-PM distortion in DPAs. To analyze this, they used a simplified model to
show that the phase of the output voltage depends on the impedance seen by the drain of
the main transistor. This can also be seen using Eq. (2.10). The phase of the PA’s output
depends on the magnitude and phase of Zds, which is varied versus input signal in the
DPA. Since the variation of this impedance versus input voltage is inherent in the DPA
operation, some AM-PM distortion is DPA is consequently unavoidable. It should also be
noted here that the DPA’s AM-PM distortions can be reduced by purposely mismatching
the source impedance [45]. This, however, comes at the cost of lower PA gain.
Quarter-Wave Transformer The DPA relies on a quarter-wave transformer to trans-
form the carrier transistor into a voltage source at the combining node. As a result, the
DPA is ideally linear because the output voltage remains linearly proportional to the cur-
rent of the carrier transistor Ic, which is ideally linearly proportional to the input voltage.
This quarter-wave transformer, however, only acts like an ideal impedance inverter at its
design frequency, and we will next look at what happens when the DPA linearity when
the frequency of operation deviates from the quarter-wave transformer’s design frequency
by studying the ratio between the output voltage VL to the carrier transistor current Ic
as shown in Fig. 2.8(a). Note that Ic is ideally proportional to the input voltage. Hence,
if VL/Ic is linear, then the DPA is linear. At low power, the peaking amplifier is off, and





j(1/ZT )sin(θ) + cos(θ)
, (2.11)
where θ is the electrical length of the quarter-wave transformer. Note that, no matter what
value θ is, VL/Ic is constant versus Ic. Hence, the DPA is ideally linear at low power. When
the peaking transistor turns on, the current of the peaking transistor Ip can be expressed
as a function of Ic as Ip = −2j(Ic − 0.5IMAX) where IMAX is the maximum value of Ic.
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At the design frequency of the quarter-wave transformer, θ = 90◦, and equations (2.11)
and (2.12) both simplifies to VL/Ic = −jZT . Hence, the DPA stays linear for its entire
operation region. This is not the case, however, for other frequencies when θ is no longer
90◦. VL/Ic is plotted for different θ value in Fig. 2.18. Notice how the magnitude and
phase of VL/Ic only remains constant at the quarter-wave transformer’s design frequency,
where θ = 90◦. Otherwise, the DPA will have both AM-AM and AM-PM distortions due
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Figure 2.17: Variation of the (a) phase and (b) magnitude of DPA gain due to frequency
dispersion of the quarter-wave transformer.
Phase and Magnitude of the Peaking Transistor Current As was shown in section
2.2.3, the ideal DPA operation depends on the correct relationship between Ip and Ic.
Otherwise, Zc can deviate from its ideal values at high power levels and cause AM-AM






. (Eq. 2.5 revisited)
If the relationship between Ip and Ic is correct, then Zc will follow the ideal DPA impedance
profile shown in Fig. 2.8(c). Recall that the peaking transistor turns on at higher power
levels to reduce Zc such that the voltage at the drain of the carrier transistor Vc remains
constant at a maximum value of VMAX as shown in Fig. 2.8(b). Otherwise, the transistor
will be driven into its knee region if Vc is pushed to go beyond VMAX . This will cause Ic
(and hence VL, which is linearly proportional to Ic) to be strongly nonlinear as a result.
Note that the second term in Eq. (2.5), jZT Ip/Ic, is real when the phase difference
between Ip and Ic is 90
◦. In practice, there could be phase misalignment between the carrier
and peaking transistor due to, for example, the AM-PM distortions in each transistor and
the variation of AM-PM versus frequency for a broadband PA. When the phase difference
deviates from 90◦ then jZT Ip/Ic will have an imaginary part. As a result, the magnitude
of Zc will be higher at high power levels and the drain voltage of the main transistor will
be pushed beyond VMAX as shown in Fig. 2.18(a).
The magnitude of the Ip can also deviate from its ideal value due to practical reasons.
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Figure 2.18: Drain voltage of the carrier transistor for various (a) phase and (b) gain offsets






Figure 2.19: Illustration of negative feedback.
turn-on at low power levels. In addition, the point at which the peaking amplifier turns on
can vary versus frequency and the magnitude of Ip can be reduced if the peaking amplifier
is turned on at a higher input voltage. If the magnitude of Ip is decreased to be a value of
I ′p, then the magnitude of the second term in Eq. (2.5) will be reduced as a result. This
will, in turn, increase the value of Zc and the magnitude of Vc will be pushed beyond VMAX
as shown in Fig. 2.18(b).
2.4 PA Linearization Techniques
The distortions discussed in the previous section must be corrected by linearization tech-
niques in order for the PA to achieve sufficient linearity. A few of the popular existing
linearization techniques are discussed next.
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2.4.1 Feedback
In feedback linearization techniques, the output is constantly compared with the input and
corrected. As a result, it can remedy both quasi-static and dynamic distortions. In RF
feedback linearization, the RF signal is directly fed back to the input. In this technique, the
RF gain is traded for better linearity. This can be illustrated through the block diagram







where A is the gain of the amplifier with negative feedback (closed loop gain), Ao is the
gain of the amplifier used in the feedback loop (open loop gain), and B is the feedback







Note that, the higher the factor 1 +BAo is, the less sensitive the closed loop gain is to the
open loop gain. If 1 + BAo is large, then even if the open loop gain changes, the closed
loop gain with negative feedback can remain almost constant, thereby making the amplifier
more linear. However, a high 1 + BAo value decreases the overall gain of the amplifier as
seen from Eq. 2.13. Hence, there is a trade-off between linearity and gain.
At low frequencies it is easy to design amplifiers with excessively high gain. Hence it
is practical to use negative feedback to improve amplifier linearity at the cost of lowering
gain. However, at RF high gain is more difficult to achieve. One can use multistage PAs to
increas gain, but multistage PAs will have large group delays. This means that the required
phase of the feedback signal (180◦) can only be maintained in a narrow frequency band.
Outside of this narrow bandwidth, the phase of the feedback signal quickly changes, and
the benefit of negative feedback diminishes [13]. Furthermore, the amplifier can become
unstable as the change in feedback signal phase can lead to positive feedback.
The authors in [46] carefully designed the phase characteristic of the feedback path to
achieve performance improvements at back-off between 3.4 and 4.2 GHz. For example,
more than 7 dB improvement in IMD3 was achieved at 3 dB input back-off at 3.7 GHz.
This, however, came at the cost of 7 dB gain reduction.
2.4.2 Feedforward
Feedforward (FFW) correction is a very effective distortion reduction technique which is













Figure 2.20: Feedforward amplifier configuration.
tions. It has been shown that, by using the FFW linearizer, a DPA’s output ACLR can
be improved by more than 20 dB [47]. The configuration of a FFW amplifier is given in
Fig. 2.20. The input signal is fed to the main amplifier and an error cancellation path.
The signal traveling through the main amplifier is amplified to be Vm, and due to the
nonlinearity of the main amplifier, Vm will have significant distortion components. This
distorted signal is then sampled by the coupler C1 and subtracted from the input signal
to produce an error signal Ve, which is an attenuated version of the error generated by the
main amplifier. Ve is then amplified by an error amplifier to its original magnitude, and
subtracted from Vm to produce a clean output signal. Delay elements with τm and τe delays
are use to compensate for the group delay of the main and error amplifier, respectively.
They must be carefully tuned for optimal error cancellation.
One of the disadvantages of FFW amplifiers is that its overall power efficiency is usually
low due to the high power consumption of the error amplifier and the insertion loss of the
delay line and coupler in the output path. The error amplifier can have a significant amount
of power consumption due to its low efficiency and relatively high power output. To start
with, the reasons why the error amplifier’s efficiency ηerror is low is discussed (e.g., ηerror
was assumed to be only 5 % by the authors in [47]). Firstly, the error amplifier should be
linear so that it can accurately amplify Ve. Any distortions produced by the error amplifier
are directly injected to the output of the FFW amplifier. To achieve a good linearity, the
error amplifier is usually biased in class A, which is the most linear but least efficient class
of operation. Secondly, the PAPR of Ve is often higher than the signal itself [26]. This
forces the error amplifier to operate even deeper into its low efficiency power back-off region.
Aside from its efficiency, the power consumption of the error amplifier also depends on the
amount of output power required for distortion cancellation. The higher the power of the
main amplifier distortions and coupling ratio of C2, the higher the power required from
the error amplifier. For example, the authors in [48] used a coupling ratio of 10 dB, and










Figure 2.21: Predistortion system configuration.
Hence, the error amplifier should be linear with an average output power of 21 dBm. They
ended up using an error amplifier with a peak power of 41 dBm, which is only 8 dB lower
than the main amplifier’s peak power. Another major reason why the efficiency of FFW
amplifiers are generally low is due to the insertion loss of the delay line and coupler in the
output path of the main amplifier. For the same FFW amplifier output power, the main
amplifier will have to provide more power if this loss is increased (For example, with an
insertion loss of 1.5 dB, the main amplifier will have to generate about 40 % more power
compared to the case with no insertion loss).
The efficiency of the FFW amplifier has been improved through various ways. By using
a DPA as the main amplifier, the authors in [47] have increased PAE by 2.2 % compared to
the case when the main amplifier is a class AB PA. However, PAE was still relatively low
at 10.9 % when the FFW amplifier was driven with a WCDMA signal. To further increase
the efficiency of the FFW amplifier, authors in [49] have reduced the power consumption
of the error amplifier by replacing it with a DPA topology as well. Although the error
amplifier is now more nonlinear, they were still able to get the required linearity through
crest factor reduction and offsetting the alignment (gain and phase) of the input signal to
both the main amplifier and error amplifier such that their distortions cancel each other.
By using a nonlinear error amplifier, the efficiency of the FFW amplifier was improved to
be 23.4 %−25.4 % with a 8.3 dB PAPR WCDMA signal. However, it remains to be seen if
this technique will work with wider bandwidth signals and for different power levels. The
efficiency of the FFW amplifier has also been improved by reducing the loss of the delay
element after the main amplifier. The authors in [48] used a negative group delay circuit
to eliminate the delay (and hence loss) required at the output of the main amplifier. As
a result, this FFW amplifier was able to achieve an efficiency of 19.5 % with a WCDMA
signal. The circuit used to implement the negative group delay, however, requires about
1 W of power consumption. This can significantly reduce overall efficiency if used with
lower powered PAs. Moreover, this technique is not suitable for wideband signals because










Figure 2.22: Simplified schematic of a cubic predistorter.
2.4.3 Predistortion
In predistortion linearization, a predistorter is used to generate a distorted input signal
with distortion characteristics which are complementary to the PA’s. This ensures that
the PA with the predistorter is linear overall as illustrated in Fig. 2.21. The predistorter
can be implemented using either analog/RF or digital circuits.
RF Predistortion An advantage of RF predistortion (RFPD) is that the predistorter is
usually simple and low cost. One of the simplest RF predistorter can be built using a series
diode, which was applied to a PA in [50] to improve the ACLR of a modulated signal by
up to 5 dB. A more detailed analysis of this predistorter is given in Chapter 3. However,
to the best of the author’s knowledge, this series diode predistorter has not been used
for the linearization of DPAs. This is likely due to the fact that the DPA’s nonlinearity
is usually stronger than a conventional PA. Hence, it can be difficult for the series diode
based predistorter to generate the necessary predistorted signal.
To obtain better linearization, a cubic predistorter can be used which gives the designer
more control over the predistorted signal. An example of a cubic predistorter is given in
Fig. 2.22. The input signal is split into a main and secondary path: The main path has
a time delay element which ensures that when the two signals are combined at the end
they are properly time aligned while the secondary path is responsible for generating the
predistortion component to be combined with the input signal. The cubic nonlinearity can
be generated using anti-parallel diodes with a circulator [51] or 90◦ hybrid [52], and the
cubic nonlinearity can then be shaped by phase and amplitude control elements. Using
a cubic predistorter, the authors in [51] achieved 10 dB reducing in distortion noise for
a 256-QAM signal. Predistorters similar to the cubic predistorter have been used in the
past for the linearization of DPA amplifiers. For example, the authors in [53] used such a
predistorter to significantly improve the linearity of the DPA by up to 14.6 dB with a four
carrier WCDMA signal. This technique, however, requires the careful tuning of both the





















Figure 2.23: DPD based transmitter architecture.
Moreover, it does not correct for the dynamic distortions in the DPA. As a result, the
effectiveness of the predistorter can degrade when wider bandwidth signals are used. In
light of this, the authors in [54] have developed and used a multi-path predistorter where
additional non-linear paths are added with various delay differences to compensate for the
memory effects in the PA. This improves the linearity with wideband signals at the cost
of increased complexity and power consumption.
Lastly, note that RF predistorters can be easily used in conjunction with other DPA
linearization technique to further improve linearity. For example, the authors [55] used a
cubic predistorter to improve the linearity of a 3-way DPA by another 1-2 dB.
Digital Predistortion Predistortion can also be performed in a digital manner. The
DPD linearization technique utilizes digital circuitry to model the PA behaviour and con-
truct the required predistortion signal. DPD has become the preferred linearization tech-
nique for macrocell base station PAs because it has benefited from the advancements in
digital signal processors technologies and allow for excellent linearization with both quasi-
static and dynamic distortions [10]. For example, the DPA in [56] was driven by a 100 MHz
Long-Term Evolution (LTE) signal, and ACLR was improved by almost 20 dB after the
application DPD.
The DPD based transmitter architecture is shown Fig. 2.23. The output signal is down
converted to baseband and fed back through a transmitter observation receiver (TOR)
which must have a bandwidth that is five times higher than the input signal bandwidth in
order to capture the distortions generated by the nonlinear PA [57]. The feedback signal
is then used by the DPD coefficient identification block and the DPD engine to model the
PA’s nonlinearity and generated an predistortion signal which accurately counteracts the
PA’s nonlinearity. For high-powered macrocell base station PAs, the power consumption
and cost of the DPD blocks are negligible. However, the cost and power consumption
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of the DPD architecture will significantly increase as the input signal bandwidth widens.
For example, to linearize an LTE signal, whose modulation bandwidth can reach up to
100 MHz [58], an expensive 1 Gsps analog-to-digital converter with high power consumption
is needed by the TOR to achieve a bandwidth of 500 MHz. In addition, the DPD’s engine
and coefficient identification blocks will require high-speed digital circuits with the same
bandwidth as the TOR. They will further increase the power and cost overhead of DPD.
Lastly, it should be noted that the DPD architecture’s power overhead does not scale down
with the power range of the PA. This means that the smaller the power of the PA, the
more impractical it is to use DPD.
2.4.4 Derivative Superposition
A simplified schematic of a derivative superposition (DS) amplifier is given in Fig. 2.24.
The DS method works by adding additional transistors in parallel with the main transistor
and by adjusting their gate biases and widths such that their IMD currents cancel the
main transistor’s when summed together [59]. In [60], a similar technique was used, and
the drain currents of the transistors were expressed as










v3gs + · · ·, (2.15)
where Idc is the DC drain source current, gm is the transconductance of the transistor,
and ′ and ′′ are the first and second derivatives with respect to the gate to source voltage
vgs, respectively. g
′′
m affects the value of the amplifier’s IMD3 and should be minimized.
In [60], it was shown that the main transistor M1 can have a nonzero and negative g
′′
m
value around its bias point. In light of this, another auxiliar transistor (M2) was added
and its bias and size was chosen such that its g
′′
m is positive and cancels the negative g
′′
m
of the main transistor. Finally, a second auxiliary transistor (M3) was added to achieve
cancellation across a wider input range. Looking at the results of the linearization versus
input power in [59], however, it can be seen that IMD3 cancellation is maximized only
around one power level in the DS amplifier, and degrades quickly towards peak power
level. This is likely due to the fact that the distortions from the transistors changes versus
input power such that they no longer achieve optimal cancellation at higher power levels.
A new form of the DS technique was later developed to linearize high powered signals near
the 1 dB compression point [61]. Once again, however, the cancellation is highly dependent
on the power level. The linearity of the DS amplifier was better than a class A amplifier






Figure 2.24: Simplified schematic of a DS amplifier.
2.4.5 Circuit Level Linearization Techniques
Recent works have led to the development of different design methods that enables the
PA to achieve a linear output without the assistance of other linearization blocks. In
the following subsections, we will focus on methods which exploit the DPA topology to
simultaneously achieve high linearity and efficiency.
Optimizing the Carrier and Peaking Transistor Bias A common DPA linearization
technique is to adjust the gate bias of the carrier and peaking amplifier such that the
distortions of the peaking amplifier cancels the distortions from the carrier amplifier. For
example, this technique is utilized in [62] to improve the ACLR by about 12 dB. This
method of distortion cancellation has also been utilized by N-way [55,63] and asymmetrical
[64] DPAs to improve linearity performance.
There are, however, certain costs and limitations with this popular DPA linearizaiton
technique. Firstly, the optimal gate bias required for distortion cancellation might not
coincide with the bias for best efficiency. As a result, there is a trade-off between linearity
and efficiency. Secondly, the effectiveness of this linearization technique is only maximized
around a certain power level. Theoretically, there should be no distortion cancellation at
low power levels when the peaking transistor is off. Furthermore, the distortions from the
carrier and peaking transistor changes versus power. Hence, the level of cancellations will
degrade versus power. The authors in [65] adaptively changes the value of the peaking
amplifier’s gate bias versus power to achieve better linearity over a wider power range.
This approach, however, comes at the expense of additional power tracking bias supply
circuits. Lastly, it should be noted that the distortions generated by the carrier and peaking
transistor in the DPA is bandwidth dependent as a result of memory effects [64]. Hence,
the effectiveness of this type of DPA linearization will likely degrade when the input is a
modulated signal with a wide modulation bandwidth.
Current Scaled Doherty Amplifier Recently, the authors in [67] analyzed the output
combining network of the DPA as a three port network and its parameters (as well as the
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Figure 2.25: The a) circuit diagram and b) AM-PM of the DPA proposed in [66]. Reprinted
from [66].
input phase delay) are solved to simultaneously achieve high efficiency and linearity. For
example, they found that it was possible to counteract the phase distortion of the DPA
at high power by controlling the current ratio, load terminations, and the phase difference
between the carrier and peaking transistor’s current. Using their proposed technique, they
were able to achieve 40 % PAE and -41 dBc ACLR with a 8.6 dB PAPR 10 MHz LTE
signal. Similarly, the authors in [66] also played with the ratio of between the peaking
and carrier transistor, and they developed a method to determine the combiner network
parameters to synthesize a predetermined AM-PM characteristic that is the inverse of the
carrier transistor’s, thereby reducing the DPA’s overall phase distortion. The combiner
design used in [66] is shown in Fig. 2.25(a). Through the design of θM , θA, αC , and βd
(where βdROPT is the impedance of ZM at power back-off), the phase of the transmission
coefficient (VOUT/IM) of the combining network, θC , can be set to generate different AM-
PM profiles as can be seen in Fig. 2.25(b).
Both these techniques, however, mainly improve the linearity of the DPA at high power
levels when the peaking transistor is on because they rely on the peaking transistor’s current
to correct for phase distortions at the output. This is evident when looking at the plot
of ACLR versus signal power in [67]. The ACLR actually degrades as the average output
power is decreased. Furthermore, the correction of AM-AM is achieved only through the
design of the input matching network, which could lead to a compromise in gain.
Nonlinear Drivers As discussed in Section 2.3.3, the inherent load modulation that
happens in the DPA can lead to AM-PM distortions. The authors in [68] have compensated
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Figure 2.26: Graphical representation of the method proposed in [68]. Reproduced from
[68].
in Fig. 2.26. At higher powers, output conductance seen by the carrier transistor, Gout,CF ,
increases. This causes the input impedance of the carrier transistor, Zin,CF , to increase,
which will in turn cause the output conductance (Gout,CD) and input impedance (Zin,CF )
of the driver stage to both decrease. Note that this impedance variation is opposite that of
the carrier transistor. As a result, the driver will have an AM-PM that is also the opposite
of the carrier transistor and, when cascaded together, the AM-PM distortion of the entire
chain can be minimized. Using this technique, the authors were able to preserve the gain
and efficiency of the DPA while effectively mitigating its phase distortion. However, this
approach does not reduce the DPA’s gain distortion, and as a result the ACLR of their
final design was not better than the required -45 dBc.
2.5 Summary
At the beginning of this chapter, it was shown that conventional PAs will have low efficiency
when used with modern communication signals with high PAPR. Hence, it is necessary
to use back-off efficiency enhancement techniques, and a few common back-off efficiency
enhancement techniques were surveyed. Out of all the techniques examined, the DPA
amplifier was most promising because, unlike ET, it can support very wideband signals,
and its combiner does not introduce as many complexities as the outphasing technique.
Although the DPA’s RF bandwidth was inherently limited by its quarter-wave transmission
line, recent modifications have enabled it to achieve more than an octave of bandwidth [34].
It was also shown in this chapter that the DPA topology has multiple sources of dis-
tortion which must be remedied using linearization techniques. DPD has become the pre-
ferred linearization technique for macrocell base station DPAs because it offers excellent
linearization and can support wideband modulated signals. However, DPD is no longer
34










PAE (%) ACLR (dBc)
[47] 2-way w. FFW 2.14 5 44.8 10.9 -60
[53] 2-way w. RFPD1 2.14 20 40.8 34.84 -45
[54] 2-way w. RFPD2 2.14 5 34 18.9 -53.8
[55] 3-way w. RFPD 2.14 5/15 40/40 10.4/10.3 -51/-49.1
[65] 2-way w. DS3 2.14 5 39.4 31.8 -45
[63] 2/3/4-way 2.14 5 and 10 32/31/34 27.9/14.8/19.3 -30.1/-43.2/-38.4
[62] 2-way 2.14 20 44.8 26.9 -43.2
[67] 2-way 2.14 5/10/20 35.4/35.4/35.4 40/40/40 -41.5/-40.8/-40.5
[68] 2-way 7 56 32 40 -36
[66] 2-way 5 40/80/160 32 33.84 -43.8/-44.1/-43.1
attractive for use with PAs in small cells and large antenna arrays due to its relatively
high power overhead which does not scale down with the PA’s power range. Some alter-
native methods of linearizing the DPA amplifier were also discussed in this chapter, and
the performance of a few linearized DPA designs are summarized in Table 2.1. In [47],
it can be seen that the FFW linearization technique is highly effective at canceling dis-
tortions, but its error amplifier power consumption and insertion losses limit the overall
achievable power efficiency. The predistorters used in RFPD techniques, on the other hand,
have lower power overheads compared to the FFW system. The RF predistorter, however,
must either be carefully tuned for each power level or used in conjunction with another
linearization technique for sufficient linearization [53] [55]. Moreover, the RF predistorter
usually doesn’t remedy the effects of dynamic distortions, and RF predistorters which try
to reduce dynamic distortions are highly complex and more power hungry [54]. Various
DPA design methods have also been proposed which optimizes its linearity [62,63,66–68].
These methods, however, are usually only very effective for a limited power or frequency
range.
1The predistorter and the gate bias of the peaking transistor were carefully tuned for each power level.
2The predistorter uses multiple nonlinear paths.
3The drain and gate bias are controlled versus average power.





In light of the limitations of conventional linearization techniques, a novel linearization
technique is proposed for the lower-powered PAs in small cells and large antenna arrays.
Aside from achieving the required amount of distortion reduction, the technique’s power
overhead should be low and scalable with the power range of the PA, and it should be able
to support modern wideband communication signals.
The linearization technique proposed in this section achieves the aforementioned re-
quirements by using a parallel addition of an LA at the PA’s output. Contrary to the
DS technique, which relies on adjusting the transconductance (biasing and sizing) of the
parallel transistors, the proposed approach uses a LA where in addition to its transcon-
ductance, its output impedance is also judiciously chosen to be conducive to distortion
reduction over a wide frequency range. Moreover, the LA is designed to contribute to the
in-band output power, to further improve the linearity. Detailed theoretical analysis of the
proposed technique is provided, as well as a practical way to realize LA. In addition, the
design of a proof-of-concept prototype is detailed, and measurement results are presented
to validate the technique’s effectiveness.
3.1 Proposed PA Linearization Technique
The topology of the proposed linearization technique is shown in Fig. 3.1. The input signal
vin(t) is split in two, where the first part is used to feed the PA, while the second is first
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vL ( t )
+
-
Govin ( t – td ) 
Figure 3.1: Simplified topology of the LA and PA.
time delayed by td and weighted by a scaling factor Go before feeding the LA. A linear
output voltage across the output load vL(t) can be attained through proper design of the
LA and adjustment of td and Go.
The following analysis of the proposed technique has been carried out in the frequency
domain using the Norton equivalent circuits of both amplifiers for a given bias, input,
and frequency1. The Norton circuit of the PA and the output load is illustrated in Fig.
3.2(a) where IPA(f) and ZPA(f) denote the Norton current and output impedance of the
PA (including the load resistance RL), respectively, at frequency f . In Fig. 3.2(b) the
linearization amplifier’s equivalent Norton circuit is added in parallel at the PA’s output,
where ILA(f) and ZLA(f) are LA’s Norton current and output impedance, respectively, at
frequency f . Based on figure 3.2(a) and 3.2(b), the PA’s output voltage before and after
addition of the LA, VL(f) and V
′
L(f), respectively, can be expressed as








The ratio between the Norton currents and impedances of the LA and PA for the frequency








1Note that this analysis makes the assumption that the PA and LA’s output impedance and Norton
current does not changes versus the load impedance. While this is not exactly true in practice, this
approximation is reasonable for distortion reduction analysis as long as the distortion components (the
IMD3 distortions for example) are relatively small in magnitude.
37
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Main PA Linearization Amplifier
IPA ( f ) ZLA ( f ) ILA ( f )
(b)
Figure 3.2: (a) The PA and its Norton equivalent with the (b) Norton equivalent of the
PA and LA.
Then, by substituting equations (3.1) and (3.3) into Eq. (3.2), the output voltage after







3.1.1 Linearity Improvement Mechanisms for Intermodulation
Distortions
In this subsection, the LA’s effects on the PA’s lower third-order intermodulation distortion
(IMD3L) will be discussed. The PA’s IMD3L can be expressed as
IMD3L = 20 log
∣∣∣∣VL(2f1 − f2)VL(f1)
∣∣∣∣. (3.5)
Signal Power Enhancement The distortion voltage VL(2f1− f2) depends on the main
PA’s fundamental output power at f1 and f2. The lower the main PA’s fundamental
output power, the less distortion it generates, and the smaller VL(2f1 − f2) is. Therefore,
LA can yield IMD3L improvement if it can lower the portion of the fundamental output
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Figure 3.3: Expected output frequency spectrum with: (a) an output power of Po dBm
with PA only, (b) output power of (Po − G) dBm with PA only, and (c) output power of
Po dBm with PA and LA.
power required from the main PA. This can be accomplished through the setting of the
LA’s Norton current at f1 and f2 such that it contributes to the output power at those
frequencies. For example, the LA can add to the output power at f1 and increase it by
G dB if the following equation is satisfied
α(f1) = 10
G
20 − 1 + β(f1)−110
G
20 . (3.6)
In this case, the main PA would be supplying SLA dB less power compared to the case
without the LA. For the case where the impedances and currents are real, SLA can be
found to be







Note that SLA is not equal to G. This is because adding the LA will increase the effective
load impedance seen by the PA at the fundamental frequency f1, and the amount of power
supplied by the PA will be changed as a result.
As illustrated in Fig. 3.3(a), if the main PA is the only contributor to attain an output
power of Po dBm at f1 and f2, it will yield an IMD3L represented by IMD3Lorig. If an LA
is to be added to the main PA, while maintaining the same output signal power Po dBm,
the main PA will only be driven to supply (Po−G) dBm of output signal power as shown in
Fig. 3.3(b). Consequently the IMD3L of the main PA is now IMD3Llp, which is improved
over IMD3Lorig because VL(2f1 − f2) has been decreased. If VL(2f1 − f2) for the case of
the PA supplying Po dBm and (Po−G) dBm of output power is given by VL−orig(2f1− f2)
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and VL−lp(2f1 − f2), respectively, then
VL−lp(2f1 − f2) = VL−orig(2f1 − f2)10(IMD3Llp−G−IMD3Lorig)/20. (3.8)
Distortion Reduction According to Eq. (3.4), VL−lp(2f1 − f2) can be further reduced
through the proper design of ILA(2f1 − f2) and ZLA(2f1 − f2) according to the following
expression ∣∣V ′L−lp(2f1 − f2)∣∣ = κ(2f1 − f2)∣∣VL−lp(2f1 − f2)∣∣ (3.9)
where
κ(2f1 − f2) =
|1 + α(2f1 − f2)|
|β−1(2f1 − f2) + 1|
. (3.10)
Equations (3.9) and (3.10) show that to minimize |V ′L−lp(2f1 − f2)| the LA should be
configured so that κ(2f1 − f2) < 1. This can be achieved by minimizing the numerator
and maximizing the denominator of κ(2f1 − f2) such that
|1 + α(2f1 − f2)|  1 (3.11)
and
|β−1(2f1 − f2) + 1|  1. (3.12)
Equation (3.11) can be satisfied when α(2f1 − f2) is designed to be well within the unity
circle centred around −1. This region is designated in Fig. 3.4(a). The closer α(2f1 − f2)
is to −1, the lower κ(2f1− f2) is. Optimally, if α(2f1− f2) = −1, (this is when the Norton
current of the LA is equal in magnitude, but opposite in phase to the Norton current of the
main PA) then κ(2f1 − f2) goes to zero. However, this is not always possible, so it is also
important to maximize the denominator of κ(2f1− f2) as given in Eq. (3.12). This can be
achieved when β(2f1 − f2) is designed to be well outside the unity circle centred around
−1. This region is designated in Fig. 3.4(b). The further away β(2f1− f2) is from −1, the
lower κ(2f1 − f2) is. For example, in the case where ZPA and ZLA are both real, then the
smaller ZLA is, the further away β(2f1− f2) is from −1, and the smaller VL−lp(2f1− f2) is.
The frequency spectrum of the PA output after the addition of the LA is illustrated
in Fig. 3.3(c), and the IMD3L with LA, in dB, is denoted IMD3Llin. Compared to Fig.
3.3(b), the output powers at f1 have been restored to Po dBm, while the distortion powers
at 2f1− f2 has been further reduced by κ(2f1− f2). The total reduction in IMD3L due to
addition of the LA can be expressed as
∆IMD3Llin = IMD3Lorig − IMD3Llin =




















Figure 3.4: Desired values for α(2f1− f2) and β−1(2f1− f2) are highlighted in (a) and (b),
respectively.
Although the preceding analysis was conducted for IMD3L, the same results can be
obtained for the upper third-order intermodulation distortion (IMD3U). Also, Eq. (3.13)
has been validated through simulation, and the results are presented in Appendix A.
In summary, we showed through analysis in this subsection that the LA can improve
the linearity of the PA by enhancing its output signal power and by reducing its distortions
through the design of the LA’s output impedance and Norton currents.
3.1.2 Linearity Improvement for In-band Distortions
The Norton current of the PA and LA at an in-band frequency f1 can be expressed as
follows:
IPA(f1) = gm−paVin(f1) + IPA−d(f1)
ILA(f1) = gm−laVin(f1) + ILA−d(f1) (3.14)
where gm−pa and gm−la are the small signal transconductances of the PA and LA’s Norton
current, respectively, and IPA−d(f1) and ILA−d(f1) are the distortion caused by the main
PA and the LA’s non-linearity, respectively. The output voltage at f1 before the addition
of the LA is given by
VL(f1) = gm−paVin(f1)ZPA(f1) + IPA−d(f1)ZPA(f1). (3.15)
If gm−la is set to be
gm−la = gm−pa(10
G




then the output voltage with the LA, denoted by V
′





20 (gm−paVin(f1)ZPA(f1)) + κd(f1)(IPA−d(f1)ZPA(f1)). (3.17)
Note that the linear part of the PA’s load voltage (gm−paVin(f1)ZPA(f1)) is now G dB
higher with the addition of the LA while the distorted part of the PA’s load voltage
(IPA−d(f1)ZPA(f1)), on the other hand, is now multiplied by a factor κd(f1) with the






The lower the value of |κd(f1)|, the lower the in-band distortion is with the addition of
the LA. Note that |κd(f1)| is similar to κ(f1) in Eq. (3.10) except in the place of α(f1),
the numerator is now a function of the ratio ILA−d(f1)/IPA−d(f1). Therefore, the same
distortion cancellation analysis can be applied here, and the in-band distortion can be
reduced by the addition of LA.
3.2 Linearization Amplifier Design
3.2.1 LA Realization Using Negative Feedback
The LA designer should have some control over the LA’s Norton current and output
impedance such that they can be designed to satisfy constraints given in equations (3.11)
and (3.12). One possible way to realize the LA is through the use of negative feedback on
a single common source transistor. The ideal topology of this LA design and its Norton














































Figure 3.6: LA schematic with negative feedback
The partial derivative of the output impedance and Norton current with respect to the















respectively. A high Rs/Rf value can reduce the sensitivity of the LA’s output impedance
and Norton current to variations in the transistor’s nonlinear transconductance. Hence,
using negative feedback also improves the linearity of LA.
Lastly, the parasitics of the transistor should be considered as they will affect the
effectiveness of the feedback at high frequencies. For example, a large capacitance between
the gate and source (CGS) can cause ILA to approach zero and ZLA to approach Rf at
high frequencies. In light of this, the inductors L1 and L2 are added to resonate out the
gate- and drain-source capacitances, respectively, around the centre frequency of the PA
as illustrated in the simplified schematic of the final LA topology shown in Fig. 3.6. The
capacitance between the gate and the drain of the transistor (CGD) can also affect the
feedback and reduce ILA at high frequencies. Hence, it is desirable to select a transistor
which has a very small gate-drain capacitance. Finally, a DC blocking capacitor, C1, is
added in the feedback branch to isolate the gate and drain bias of the LA. Its value should
be chosen such that it presents a low impedance at the PA’s centre frequency.
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3.2.2 Power Consumption of LA and Overall Efficiency
The LA introduces additional DC power consumption PLA−DC to the overall system given
as
PLA−DC = VLA−DSILA−DS, (3.22)
where VLA−DS and ILA−DS are the DC components of the LA transistor’s drain to source
voltage and current, respectively. VLA−DS is equal to the DC drain supply voltage of the
LA transistor, and to ensure that the LA transistor’s drain voltage is not pushed below its
knee voltage Vk, VLA−DS should be chosen such that VLA−DS ≥ Vk + Vpeak, where Vpeak is
the PA’s output voltage’s peak amplitude. ILA−DS is mainly determined by the amount of
current supplied by the LA for fundamental power contribution. For example, in the case
of a CW input signal, if ideal class B behaviour is assumed for the LA transistor, then







where Iout is the fundamental current through the output load. If Vk is relatively small







According to Eq. (3.24), PLA−DC is directly proportional to VpeakIout. Since Vpeak ∝
√
Pmax,
where Pmax is the maximum capable output power of the PA in watts, and Iout ∝
√
Pout,
where Pout is the output power of the PA in watts, it can be stated that the DC power
consumption of the LA will scale with the factor
√
PmaxPout. If the ratio between Pout and
Pmax remains the same, then the DC power consumption of the LA scales linearly with the
PA’s power range.











where PLA−out and PPA−out are the output power supplied by the PA and LA, respectively,
and ηPA and ηLA are the DE of the PA and LA, respectively. As the output power supplied
by main amplifier is SLA dB less than Pout when the LA is used, the output power from
the PA and LA can be written instead as
PPA−out = Pout10
−SLA














If the power contribution of LA is very low, then SLA goes to zero, and ηtotal ≈ ηPA. In this
condition, the main PA would be more saturated, and thus most efficient. However, if the
LA is used to contribute to the output power, such that SLA > 0, then the efficiency of the
overall amplifier is both a function of ηPA and ηLA. Because the PA is now less saturated,
ηPA will be reduced as a result, and ηtotal will be decreased.
The PAE of the overall system is also affected by the addition of the LA. This is because
the total input power is now comprised of both the input power to the PA and LA. Thus
it is important that the LA has a sufficiently high transconductance (ILA(f)/Vin(f)), else
it can significantly decrease the overall gain, and hence the PAE. It should also be noted
that the input power to the PA is reduced after the addition of the LA because the PA
now only has to supply a portion of the output power.
3.3 Main PA and LA Co-design
In light of the previous analysis, the following method was developed for the design of a
prototype system:
1. Design a high efficiency main PA with the necessary RF bandwidth.
2. Design an LA with the following goals:
• An output impedance that places β−1(f) as far away from −1 as possible.
• A sufficiently high transconductance (ILA(f)/Vin(f)).
3. Connect the LA output to the load of the main amplifier as shown in Fig. 4.1 and
implement a time delay and scaling factor for the LA input, given by td and Go,
respectively.
4. With a two-tone signal as input, tune the LA’s Norton current and output impedance
in simulation by adjusting td, Go, and the LA’s bias to improve IMD3 while avoiding
excessive power consumption.
5. Verify the system’s performance with modulated signals by performing co-simulation.
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3.3.1 PA and LA design
Both the PA and the LA were realized on a 1.9 mm thick ROGERS RT/duroid 6006 sub-
strate. The PA was designed as a class AB PA using a 6 W Wolfspeed GaN transistor
(CGH40006), and the simplified real frequency technique [69] was used to achieve a fre-
quency of operation between 700 and 1000 MHz. The LA was designed using the same
6 W transistor. A smaller sized transistor could be used for the design of the LA since it
will have a lower output power than the PA, but 6 W was the smallest commercial GaN
transistor available from Wolfspeed.
The ratio between the LA’s resistors, Rf/Rs, was used to control the output impedance
ZLA(f) and transconductance of the LA to satisfy condition 2 outlined at the beginning of
Section 3.3. The best setting for Rf/Rs is not obvious: Maximizing Rf/Rs can minimize
ZLA(f) and help to push β
−1(f) far away from -1. However, it will decrease the transcon-
ductance, which can severely degrade the PA’s overall gain. Moreover, the value of Rf
should not be too small or there will be a significant amount of power dissipation through
it. At the same time, Rf should be smaller than the impedance magnitude of the parasitic
gate drain capacitance it is in parallel with.
The gate bias of the LA’s transistor should also be carefully chosen as it affects af-
fects the LA’s output impedance, transconductance, and efficiency. The LA transistor’s
transconductance, gm, is reduced by having a low gate bias. This, in turn, will increase
ZLA(f) and decrease the LA’s transconductance, given previously in Eq. (3.19) and Eq.
(3.20), respectively. On the other hand, a high gate bias will lower the efficiency of the
LA.
A schematic of the final design is given in Fig. 3.7. The layout was simulated using
Keysight’s Momentum electromagnetic (EM) simulator and Keysight’s Advanced Design
System (ADS) was used for EM-Circuit co-simulation of the entire circuit. The simulated
small-signal transconductance of the LA is plotted in Fig. 3.8 and the small-signal output
impedances of the LA and PA are plotted in Fig. 3.9 for the entire bandwidth of the PA.
The value of β−1(f) is plotted in Fig. 3.10(a). Note that β−1(f) remained outside of the
unity circle centred at −1 for the entire frequency band of interest, thus satisfying the
constraint specified by eq. (3.12).
3.3.2 Linearization Analysis Using a Two-tone Input
A two-tone signal was sent through the PA and LA and the output was obtained using







































Figure 3.7: Complete schematic of the PA and LA
Frequency (MHz)




















Figure 3.8: Simulated small-signal transconductance of the LA
840 and 860 MHz, respectively. Then, IMD3L and IMD3U at the output was minimized
by tuning the following values. First, while td is initially adjusted to compensate for the
difference in group delay between the LA and PA, it can also be slightly offset to tune
the phase of LA’s IMD currents, and therefore the phase of α(f) at an IMD frequency.
However, this should be done sparingly as the phase of the output signal at f1 and f2
will be offset as well: This, in turn, will degrade how effective the fundamental powers
are combined. In addition to td, the LA transistor’s gate bias was tuned to set both the
phases and magnitudes of the LA’s IMD frequency Norton currents such that the criterion
specified by Eq. (3.11) can be achieved. Lastly, Go can also be adjusted to control the
magnitude of ILA(f) at f1 and f2 for the purpose of adjusting the LA’s fundamental power
contributions as shown in Eq. (3.6). Note that the setting of Go affects the phase and
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Figure 3.9: Simulated small-signal output impedances of the (a) LA and (b) PA.
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Figure 3.10: Simulated a) β−1(f) profile and b) IMD3 of the PA with a two-tone input
signal with tones 1 and 2 at 840 and 860 MHz, respectively
magnitude of ILA(f) at IMD frequencies as well.
The IMD3 before and after the addition of the LA is plotted in Fig. 3.10(b) where
the LA was biased in deep class AB, with a bias current of 15 mA, while td and Go were
set to 1.32 ns and 2, respectively. The IMD3 of the PA improved by up to 20 dB after
the addition of the LA. Also plotted is the normalized magnitude and phase of gain of the
two tones in Fig. 3.11. The magnitude and phase variation of the gain was significantly
reduced, which demonstrates the technique’s ability to mitigate both AM-AM and AM-
PM nonlinearities. However, the absolute value of the gain was reduced by the additional
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(a) (b)
Figure 3.11: Simulated and normalized (a) magnitude and (b) phase of the gain of the PA
with a two-tone input signal with tones 1 and 2 at 840 MHz and 860 MHz, respectively
input power required by the LA. For example, the gain was decreased from about 17.5 to
12.5 dB at 30 dBm output power.
3.3.3 Linearization Under Modulated Signals
Using the design values found through the two-tone signal simulations, the PA and LA were
then driven by wideband modulated signals. The design was simulated using Keysight’s
ADS RF and Ptolemy co-simulations. A modulated signal with a bandwidth of 40 MHz
was used to drive the PA. The signal consisted of a 15 MHz bandwidth LTE signal in band
1, and a 15 MHz bandwidth WCDMA signal in band 2. The carrier frequencies of the two
bands were 25 MHz apart. The PAPR of the signal was 8.4 dB, and the output power was
kept at 29.3 dBm. The frequency spectrum at the output of the PA is plotted in Fig. 3.12
for the cases with and without the LA. After the addition of LA, the ACLR was improved
by 15.2 dB from -31.9 dBc to -47.1 dBc and the EVM was improved from 5.1 % to 2.5 %.
3.4 Measurement Results
A picture of the fabricated PA and LA is shown in Fig. 3.13(a). The PA and the LA both
used a 28V drain supply, and the biasing currents for the PA and the LA were 100 mA and
10 mA, respectively. Keysight’s M8190A arbitrary waveform generator (AWG) was used to
generate the RF input signal to the PA and LA through its channel 1 and 2, respectively.
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Figure 3.12: Simulated PA output spectrum with a 40 MHz bandwidth modulated signal
(a) (b)
Figure 3.13: Photograph of a) fabricated PA with LA and b) measurement setup
The time delay td was realized and tuned by delaying the input signal uploaded to the
AWG’s channel 2, while the gain Go was realized and adjusted by controlling the output
amplitude of channel 2 relative to channel 1. The output from channel 1 and channel 2 were
then amplified through two RF drivers (ZHL-42). A picture of the complete measurement
setup is shown in Fig. 3.13(b).
The same 40 MHz bandwidth signal used for co-simulation was used to drive the PA,
and the performance with and without the LA was measured. The output frequency
spectrum is plotted in Fig. 3.14(a) for an average output power of 29.1 dBm. The ACLR
was improved by up to 13.2 dB, while the EVM was improved from 6.5 % to 3.7 %. Next,
two modulated signals with very wide bandwidths were used to drive the PA and the
performance was measured with and without the LA. The first modulated signal had a
bandwidth of 80 MHz and a PAPR of 9.6 dB. The signal consisted of a 20 MHz bandwidth
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Figure 3.14: Measured PA output frequency spectrum with various modulated signals.
WCDMA signal in band 1 and a 20 MHz bandwidth LTE signal in band 2. The carrier
frequencies of the two bands were 60 MHz apart. The output frequency spectrum is plotted
in Fig. 3.14(b) for an average output power of 28.1 dBm. The second modulated signal
had a bandwidth of 160 MHz and a PAPR of 8.9 dB was used to drive the PA. The signal
consisted of a 20 MHz bandwidth WCDMA signal in band 1, a 20 MHz bandwidth LTE
signal in band 2, and another 20 MHz bandwidth WCDMA signal in band 3. The output
frequency spectrum is plotted in Fig. 3.14(c) for an average output power of 28.8 dBm.
The linearity improvements achieved for the three modulated signals are summarized in
Table 3.1.
Although significant linearity improvements were achieved for every signal, it should be
noted that the ACLR improvement does degrade with increasing bandwidth. One of the
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40 8.4 29.4 1.42 2.1
25.9 (25.4) /
17.4 (16.4)
1 -33.1 / -45.7 12.6
2 -31.6 / -44.8 13.2
80 9.6 28.1 1.43 2.1
21.9 (21.5) /
15 (14.2)
1 -31 / -42.2 11.2
2 -31.3 / -40.4 9.1
160 8.9 28.8 1.38 2.2
24.7 (24.2) /
17.3 (16.3)
1 -31.9 / -39.5 7.6
2 -29 / -39 10
3 -24.9 / -32.9 8
reasons is the LA’s bandwidth was limited by the large delay through its negative feedback
path. In the prototype design a discrete transistor was used, and the feedback path needed
to be routed around the transistor. This issue can be mitigated by realizing the topology
in an integrated circuit (IC) technology. Moreover, the bandwidth of this linearization
technique is limited by the mismatch in group delay between the main PA and the LA
across frequency.
According to Fig. 3.14, IMD3 distortions generated by the mixing of the two modulated
signals were also improved. For the modulated signal with 80 MHz bandwidth, IMD3
distortions around 760 and 940 MHz were reduced by 8.1 and 8 dB, respectively. For
the modulated signal with 160 MHz bandwidth, its IMD3 distortions around 710 MHz
and 990 MHz were reduced by 7 and 7.5 dB, respectively. The reduction of these IMD3
distortions is critical for the operation of the entire transceiver system. When sufficiently
large, IMD3 distortions can leak into the receiver path and cause receiver desensitization
[70]. Furthermore, fifth-order intermodulation distortion (IMD5) is also reduced after the
addition of the LA. In Fig. 3.14(a), it can be seen that the IMD5 distortions around 787.5
and 912.5 MHz were reduce by about 6 and 7.6 dB with the LA.
The DE of the combined amplifier decreased by about 7-8 percentage points after the
addition of the LA. Note that the power consumption overhead of the LA in this prototype
is still significantly less than a conventional DPD solution. For example, in the case where
the PA is driven by a modulated signal with 40 MHz bandwidth, the use of LA added
about 1.6W of DC power consumption, while a conventional DPD system would require
several watts of power (estimated to be 5.4 W in [12] for a 30 MHz bandwidth system).
Moreover, this DC power consumption should scale down with the PA’s maximum power
as previously discussed. Therefore, the lower the PA’s power rating, the more beneficial

















Figure 3.15: Topology of joint linearization
the power consumption of the LA does not increase with higher bandwidth output signals.
The DE stayed constant when the input signal bandwidth increased from 40 MHz to
160 MHz. A DPD solution on the other hand will require a higher digital clock rate for
wider bandwidth output signals, and the overall system’s complexity as well as power
and hardware costs will increase significantly. While DPD is capable of achieving better
linearization, the proposed technique provide a lower power and lower cost alternative that
is practically viable for future applications involving small cells and antenna array systems.
3.5 Joint Linearization with RF Predistortion
As discussed in section 2.4.3, the amount of linearization provided by a simple RF predis-
torter is not sufficient by itself when there is strong nonlinearity. However, it is a low cost
technique which, when used with the proposed linearization technique, can further improve
PA linearity and reduce the power consumption of the LA. The topology of the resulting
joint RFPD and LA linearization is shown in Fig. 3.15. Block one is used to implement
coarse static RFPD linearization at the PA input. Then, block two realizes the LA based
linearization. For the RF predistorter, a simple configuration with a series diode is used
based on a previous work [50]. The schematic and equivalent circuit of the predistorter is
given in Fig. 3.16(a), where Cj is the junction capacitance of the diode, and Rdiode is the
diode’s variable resistance. When the diode is biased with a very low forward current, an
increase in the input power will decreases Rdiode. The change in Rdiode will then vary the
ratio between the RF predistorter’s input and output voltages, given by Vin(f) and V
′
in(f),





























































(b) Calculated magnitude and phase of V ′in/Vin at
850 MHz for the case when Cj =0.2 pF and Rp = 300Ω















Figure 3.17: Diagram of measurement setup
where Rd = Rdiode ‖ Rp. The phase and magnitude of V ′in(f)/Vin(f) is plotted versus
Rdiode in Fig. 3.16(b) at 850 MHz for the case when Cj = 0.2 pF (junction capacitance of
Skyworks’ SMS7621 Schottky diode) and Rp is 300 Ω. Note that the phase decreases while
the magnitude increases as Rdiode decreases. Since Rdiode will decrease with increasing input
power, V ′in(f)/Vin(f)’s magnitude and phase will experience expansion and compression,
respectfully, versus input power. The bias voltage Vdiode, Rp, and G1 are all then used to
adjust the phase of magnitude of V ′in(f)/Vin(f) such that it approaches the inverse of the
PA’s AM-AM and AM-PM, respectively.
A prototype of the proposed system is implemented and measured as a proof of concept.
The same PA and LA is used as shown in Fig 3.7, while the RF predistorter was built using
Skyworks’ SMS7621 schottky diode with a Vbias of 0.1 V. The measurement setup is shown
in Fig. 3.17. The input signals to the RF predistorter and LA were generate through
channel 1 and 2 of Keysight’s 8190A AWG. td and G2 are tuned through delaying and
amplifying the magnitude of channel 2’s output, respectively. td was fixed at 1.42 ns, while
























































With RFPD and LA
(c) PAE
Frequency (MHz)
































With RFPD and LA
(d) Output spectrum with 28.5 dBm output power
Figure 3.18: Measured performance of the different linearization configurations with a
15 MHz WCDMA signal
Lastly, G1 is set to be about 18 dB through the value of the attenuator A1.
First, a 15 MHz bandwidth WCDMA modulated signal with a PAPR of 8.3 dB was
used to drive the PA to 29.9 dBm of output power. The ACLR, EVM, and PAE of four
linearization configurations are measured versus average output power and plotted in Fig.
3.18. The following are the four configurations measured for comparison: PA only, PA with
LA, PA with the RFPD, and PA with RFPD and LA. The measured output spectrum with
28.5 dBm average output power is also shown in Fig. 3.18(d) for the four configurations.
The benefit of using RFPD and LA together becomes apparent as this configuration
gave the best ACLR and EVM performance at every power level. It managed up to
5.8 dB and 6.6 dB more ACLR improvement when compared to the configuration with




























































With RFPD and LA
(c) PAE
Frequency (MHz)
































With RFPD and LA
(d) Output spectrum with 28.5 dBm output power
Figure 3.19: Measured performance of the different linearization configurations with a
40 MHz WCDMA signal
RFPD attained good linearization at low power levels, at peak power, when there is strong
nonlinearity, it was limited to only about 7 dB of ACLR improvement. On the other hand,
the configuration with only the LA achieved good linearization at peak power, but the level
of ACLR improvement does not increase at power back-off. Compared to the configuration
with only the PA, the RFPD and LA combination attained over 13 dB and 5 percentage
point of ACLR and EVM improvement, respectively, at peak power, and up to 18 dB and
5.2 percent point of ACLR and EVM improvement, respectively, at power back-off.
In addition to the improvements in distortion reduction, the configuration with both
the RFPD and LA yielded better efficiency than the configuration with only LA. The PAE
of the RFPD and LA combination is 3.8 percentage points higher at peak power than the
configuration where only the LA was used. The reason for this is because, when the RFPD
56
is cascaded with the PA, the LA no longer needed to be driven to contribute significant
power to the output for the best linearity results. Consequently, both the LA’s input power
and power consumption were decreased.
Lastly, the linearization configurations were also tested with a wideband modulated
signal with 40 MHz bandwidth and the ACLR, EVM, and PAE performance of the different
configurations are measured versus average output power and plotted in Fig. 3.19. The
measured output spectrum for the four cases with 28.5 dBm average output power is
also shown in Fig. 3.19(d). Similar to the results with the 15 MHz signal, the linearity
performance was best when the RFPD was used with the LA. The configuration with
both RFPD and LA managed up to 5.4 dB and 6 dB more in ACLR improvement when
compared to the case with only RFPD or LA, respectively. Compared to the configuration
with only the PA, the RFPD and LA combination attained 13.5 dB and 4.8 percentage
point of ACLR and EVM improvement, respectively, at peak power, and up to 16.7 dB of
ACLR improvement at power back-off.
3.6 Conclusion
In this chapter, a novel linearization technique based on the addition of an LA was proposed
and analyzed. As a proof of concept, an LA was designed for a broadband class AB PA with
a centre frequency of 850 MHz. Measurement results showed that the LA can significantly
improve the PA’s linearity even when it is amplifying signals with a modulation bandwidth
as wide as 160 MHz. In the case where the PA was driven by a modulated signal with
40 MHz bandwidth, for example, the PA’s ACLR was improved by up to 13 dB with the
addition of the LA, allowing it to achieve an ACLR of -45 dBc without any additional
linearization techniques. Furthermore, the power overhead of the proposed linearization
technique does not increase with the input signal bandwidth and are scalable such that it
remains low compared to the PA’s power range. This makes the proposed technique very
suitable for use in small cells and large antenna arrays. Moreover, it was shown that, for
the case of a class AB PA, an RF predistorter can be used in conjunction with the LA to
reduce power consumption and further improve the linearity of the PA.
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Chapter 4
Doherty Distortion Reduction Using
a Linearization Amplifier
In the previous chapter a new linearization technique which is suitable for PAs in small
cell base stations and large antenna arrays was proposed based on the design and addition
of an LA. However, the overall efficiency was relatively low because the technique was
applied to a class AB PA, which has low back-off efficiency, and because of the power
consumption of the LA. In this chapter, the LA will be augmented with a DPA design to
form a new linear DPA topology which can achieve both high efficiency and linearity when
stimulated by wideband modulated signals. A suitable design strategy is first developed
which accounts for the interaction between the LA and the DPA, and, in comparison to the
method used in the previous section, an important difference is that the proposed topology
now allows for the design of the output impedance of the DPA, which is utilized as a new
design parameter to improve linearity and minimize the LA’s power consumption.
4.1 Proposed Topology
The proposed linear DPA topology, composed of the DPA and LA, is shown in Fig. 4.1.
The input signal Vin(t) is split in two. One part is used as input to the DPA, while the
other is time delayed by td and weighted by a scaling factor Go before feeding the LA. A
linear output voltage across the load, RL, can be attained through proper design of the
LA and adjustment of td and Go. The DPA and LA are connected using an impedance
inverter with a characteristic impedance of about RL. The impedance inverter is used to
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Conventional DPA














Figure 4.1: Block diagram of the linear DPA topology.
VL ( f )
+
-
ZDPAt ( f )
DPA + Impedance Inverter
IDPAt ( f )
RL 
(a)
V’L ( f )
+
-
ZDPAt ( f )
DPA + Impedance Inverter LA
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Figure 4.2: Equivalent circuit schematic of the DPA (a) without and (b) with the LA.
transform the output impedance of the DPA from the conventional output impedance of
ZDPA(f) to a higher impedance of ZDPAt(f). In the following subsections, the motivation
for this design of the DPA’s output impedance is detailed.
4.1.1 Linearization Improvement by the Impedance Inverter
In this subsection, the proposed linear DPA topology will be analyzed and the pertinence
of the additional impedance inverter will be explained. For this analysis, the schematics
given in Fig. 4.2 will be used, which are simplified versions of Fig. 4.1 for the case with and
without the LA. IDPAt(f) and ZDPAt(f) are the Norton current and output impedance,
respectively, of the DPA and impedance inverter series combination at frequency f for a
given bias and input. Notice that, compared to the equivalent circuit schematic in Fig.
3.2, the load impedance RL is now separated from the ZDPAt(f) in the analysis. This is
done so that the effects ZDPAt(f) has on the overall performance can be better studied.
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At an out-of-band frequency1, fob, the factor κ(fob), which relates the load voltage with
and without the LA, denoted as V
′












The lower the value of |κ(fob)|, the lower the out-of-band distortion component is with the
addition of the LA.
At an in-band frequency fi the Norton currents of the DPA and LA can be written as
follows:
IDPAt(fi) = gm−dpaVin(fi) + IDPAt−d(fi)
ILA(fi) = gm−laVin(fi) + ILA−d(fi) (4.2)
where gm−dpa and gm−la are the small signal transconductances of the DPA and LA’s Norton
current, respectively, and IDPAt−d(fi) and ILA−d(fi) are the distortion parts of the DPA
and LA’s Norton current, respectively. Then, the load voltage at fi, without the LA, can
be written as
VL(fi) = gm−dpaVin(fi)(RL ‖ ZDPAt(fi)) + IDPAt−d(fi)(RL ‖ ZDPAt(fi)). (4.3)












then the output voltage with the LA, denoted by V
′





20 [gm−dpaVin(fi)(RL ‖ ZDPAt(fi))] + κd(fi)IDPAt−d(fi)(RL ‖ ZDPAt(fi)). (4.5)
Note that the linear part of the DPA’s load voltage (gm−dpaVin(fi)(RL ‖ ZDPAt(fi))) is now
G dB higher with the addition of the LA. In the last chapter, G was set to be greater
than zero such that the LA contributes to the in-band power to further reduce distortion.
However, it will be shown later that this approach is not suitable with the DPA topology
due to the undesirable load modulation this would cause. Instead, G will be set to be
about zero in this topology, through the adjustment of Go and td, such that the LA does
not significantly change the linear output power of the DPA.
1For example, if we used the two-tone analysis done in Chapter 3, then the IMD3 frequencies 2f1 − f2













































Figure 4.3: Calculated a) |κ(fob)| for various ZDPAt(fob) values with ZLA(fob) = RL/3,
ILA(fob) = 0.01 A, RL = 20 Ω, and VL(fob) = 1V = IDPAt(fob)[ZDPAt(fob)||RL] and b) LA
correction current for various ZDPAt(fi) values with VL(fi)−V
′
L(fi) = 1 V and RL = 20 Ω.
The distorted part of the DPA’s load voltage (IDPAt−d(fi)(RL ‖ ZDPAt(fi))), on the








The lower the value of |κd(fi)|, the lower the in-band distortion is with the LA.
The analysis thus far has shown that in-band and out-of-band distortions can be reduced
through minimizing the value of |κ(fob)| and |κd(fi)|, respectively, while the linear part is
preserved if G is set to 0 dB. In other words, the LA will behave like an attenuator which
only attenuates the distortions. |κ(fob)| and |κd(fi)| can be minimized through maximizing
the denominator in equations (4.1) and (4.6). In the previous chapter, this was achieved
solely through the design of ZLA(f). However, according to equations (4.1) and (4.6),
their denominators could be further increased through the design of the DPA’s output
impedance, ZDPAt(f). In this topology, the value of ZDPAt(f) will be utilized, in addition
to ZLA(f), to maximize the denominator of equations (4.1) and (4.6), thereby further
reducing output distortion.
The value of ZDPAt(f) is controlled in this topology using the impedance inverter
between the DPA and LA. First, it should be noted that without this impedance inverter
ZDPAt(f) is simply the output impedance of the conventional DPA. In the conventional
DPA design, a quarter-wave transformer is in series with the infinite output impedance
of the carrier transistor, transforming it into a voltage source (zero output impedance).
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Hence ZDPAt(f) = 0 and IDPAt(f) =∞. As a result, κ(f) = κd(f) = 1, and no distortion
reduction is possible. With the impedance inverter, ZDPAt(f) becomes the impedance
looking into the impedance inverter and the conventional DPA, and the impedance inverter
transforms ZDPAt(f) from the zero output impedance of the conventional DPA to ∞.
Assuming that ZLA(f) is real, then the denominators in equations (4.1) and (4.6) are
maximized when ZDPAt(f) =∞, and can help reduce both κ(f) and κd(f). To demonstrate
this, |κ(fob)| is calculated and plotted in Fig. 4.3(a) while ZDPAt(fob) is swept from j1 to
j10000 Ω. During the sweep, IDPAt(fob) is also adjusted such that the output distortion
voltage without the LA, VL(fob), is kept at 1 V . Notice that the value of |κ(fob)| is decreased
as ZDPAt(fob) is increased. For example, |κ(fob)| is more than halved as ZDPAt(fob) is
increased from j1 to j100 Ω. However, beyond j100 Ω, the change in |κ(fob)| due to a
change in ZDPAt(fob) is small as |κ(fob)| approaches a value of |1+ILA(fob)RL/VL(fob)|/|1+
RL/ZLA(fob)|, which is equal to 0.3 in this particular case.
In summary, the analysis in this section showed that using an impedance inverter at
the output of the DPA to achieve a high DPA output impedance can enhance both in-band
and out-of-band distortion reduction.
4.1.2 Correction Current Reduction
In this section, the impact of ZDPAt(f) on the amount of current the LA has to source
or sink for distortion correction is examined at an in-band frequency, fi. The simplified
schematics in Fig. 4.2 will be used for this analysis. When the LA corrects the load voltage
from VL(fi) to a more ideal value of V
′
L(fi), the magnitude of the current the LA will need







From Eq. (4.7), it can be seen that Icor(fi) will be a nonzero value when VL(fi) does not
equal V
′
L(fi). In other words, Icor(fi) will be nonzero if the LA corrects either or both
the magnitude and phase of the load voltage. Since most of Icor(fi) will flow through the
LA’s transistor, the higher the magnitude of Icor(fi), the higher the power consumption of
the LA’s transistor. Therefore, |Icor(fi)| should be minimized, and this can be achieved,
according to Eq. (4.7), by maximizing the value of |ZDPAt(fi) ‖ RL|. To demonstrate
this, |Icor(fi)| has been plotted in Fig. 4.3(b) as ZDPAt(fi) is swept is swept from j1 to
j10000 Ω. As expected, |Icor(fi)| is decreased as ZDPAt(f) is increased. For example,





























































Figure 4.4: κ(fob) versus (a) ILA(fob)/IDPAt(fob) and (b) phase of ILA(fob) − IDPAt(fob)
(with their magnitudes being equal).
With the impedance inverter, ZDPAt(fi) equals ∞, and |ZDPAt(fi) ‖ RL| equals its
highest possible value of RL. Thus, the impedance inverter can minimize the power con-
sumption of the LA, and as a result improve the overall efficiency of the linear DPA.
4.1.3 Comparison to Linear N-Way DPAs
Before proceeding, it is worth comparing the proposed topology to a linear N-way DPA
discussed in Section 2.4.5. In a N-way DPA, additional peaking amplifiers are added in
parallel to the first peaking amplifier which turns on at high output powers to improve the
DPA’s back-off efficiency. To enhance the linearity of an N-way DPA, the gate biases of
the peaking amplifiers are adjusted such that the peaking transistors’ distortion currents
cancel the carrier transistor’s distortion current [63]. This linearization method is also
similar to the DS linearization technique discussed in Section 2.4.4.
The function of the LA in this topology, on the other hand, is solely to linearize the
DPA, and it is always on such that it can perform linearization across the entire signal
power range. Importantly, note that a key difference between the LA and the extra peak-
ing amplifier in the linear N-way DPA is that the output impedance of the LA is much
smaller than the peaking amplifier’s, which behaves like a current source with a high out-
put impedance. The LA’s lower output impedance will enable it to be more effective
at linearizing the DPA across a wide operation range, and this is demonstrated in Fig.
4.4, where κ(fob) is plotted for various ILA(fob) magnitudes and phases for the case when
ZLA(fob) is equal to RL/3 and ∞. The case where ZLA(fob) = ∞ demonstrates what
happens with the N-way DPA’s second peaking amplifier. Note that when the distortion
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current from the DPA is equal to the negative value of the distortion current from the
LA (ILA(fob) = −IDPAt(fob)) then κ(fob) = 0, and there is perfect distortion cancellation
regardless what the ZLA(fob) is. However, this is difficult to achieve and maintain for a
wide operation range. Hence, it is important to study what happens when ILA(fob) de-
viates from −IDPAt(fob). When ILA(fob) deviates from −IDPAt(fob) the magnitude of the
numerator of Eq. (4.1), and hence the magnitude of κ(fob), is increased as a result. The
rate at which |κ(fob)| increases with respect to the magnitude of the numerator of Eq.






∣∣ = 1∣∣1 + RL‖ZDPAt(fob)
ZLA(fob)
∣∣ . (4.8)
The rate in Eq. (4.8) is equal to 1 and 0.25 when ZLA(fob) is ∞ and RL/3, respectively.
Hence, |κ(fob)| will increase slower when ZLA(fob) = RL/3. This shows that the design of
ZLA(fob) can help keep κ(fob) low for a larger range of ILA(fob) values. For example, observe
in Fig. 4.4 that κ(fob) = 1 when the phase difference between ILA(fob) and IDPAt(fob) is
90◦ for the case when ZLA(fob) =∞. Thus, there is no more distortion reduction. On the
other hand, if ZLA(fob) = RL/3, then κ(fob) = 0.25, and there is still a significant amount
of distortion reduction.
4.1.4 Effects of LA on Carrier and Peaking Transistors
When LA corrects the DPA’s output it will change the load impedance seen by the DPA,
Z
′
LD(f), from its original value of RL. The effects this will have on the DPA operation will
be analyzed at an in-band frequency, fi, where the change is most critical. This analysis
will be conducted using the equivalent schematics of the proposed linear DPA topology
given in Fig. 4.5, where IP (fi) and IC(fi) are the current magnitudes of the DPA’s peaking
and carrier transistor, respectively, and a quarter-wave transmission line is used for the
impedance inverter. The impedance seen by the DPA’s carrier transistor for the case with
and without the LA will be denoted as Z
′
C(fi) and ZC(fi), respectively, and they can be
expressed as
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Figure 4.5: Equivalent circuit schematic of the DPA (a) without and (b) with the LA.
Figure 4.6: Calculated |V ′C(fi)|/VMAX with various magnitudes of ILA(fi).
Note that Z
′
C(fi) = ZC(fi) if the open circuit voltage of the LA, given by ZLA(fi)ILA(fi), is
equal to the value of VL(fi), given by −2RLIC(fi). In other words, the LA will not change





Otherwise, if ILA(fi) does not satisfy the relationship given in Eq. (4.11), then the load
impedance seen by the carrier transistor can be altered from its conventional value.
If only the magnitude of ZLA(fi)ILA(fi) and VL(fi) differs such that |ZLA(fi)ILA(fi)| >
|VL(fi)|, then |Z
′
C(fi)| > |ZC(fi)|. As a result, when the LA is added, the voltage swing at
the drain of the carrier transistor will be increased. This will drive the transistor into its
strongly non-linear knee region, leading to less effective distortion correction. Conversely,
if |ZLA(fi)ILA(fi)| < |VL(fi)|, then |Z
′
C(fi)| < |ZC(fi)|, and the voltage swing at the drain
of the carrier transistor will be decreased instead. This will cause a decrease in the DPA’s
power efficiency. To illustrate the aforementioned effects, the voltage swing at the drain of
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(a) (b)
Figure 4.7: Calculated (a) |V ′C(fi)|/VMAX and (b) <[V
′
C(fi)]/VMAX with ZLA(fi) = RL/3,
phase of IC(fi) set to 0
◦, and various phases of ILA(fi).
(a) (b)
Figure 4.8: Calculated (a) |V ′C(fi)|/VMAX and (b) <[V
′
C(fi)]/VMAX with |ZLA(fi)| =
|RL/3|, phase of ZLA(fi) set to 30◦, phase of IC(fi) set to 0◦, and various phases of ILA(fi).
the carrier transistor after the addition of the LA, given by V
′
C(fi), is calculated and plotted
for different magnitudes of ILA(fi) in Fig. 4.6. ZLA(fi) is assumed to be RL/3 for this
plot. As expected, VC(fi) differs from the ideal value as the magnitude of ZLA(fi)ILA(fi)
deviates from VL(fi). Note that V
′
C(fi) here is allowed to go beyond VMAX in the calculated
results, where VMAX is the maximum voltage swing the transistor drain can support before
going into its ohmic region. In practice, however, V
′
C(fi) will be more restricted because
beyond VMAX the transistor would be strongly saturated. When there is a phase difference
between ZLA(fi)ILA(fi) and VL(fi), one of the consequence is that the phase of the first
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Figure 4.9: Simplified schematic of the proposed linear DPA topology.
term in Eq. (4.10) will changed such that it is out of phase with the second term, whose
magnitude becomes non-zero when the peaking transistor turns on, and the two terms will
no longer add in phase. This means |V ′C(fi)| will no longer be constant at high powers
when the peaking transistor is turned on, as is the case with conventional DPAs. This is
illustrated in Fig. 4.7(a), where |V ′C(fi)| is calculated and plotted for different ∠ILA(fi)
values for the case when ZLA(fi) = RL/3. When IC(fi) is higher than IMAX/2, a phase
difference more than 10◦ can significantly increase the value of |VC(fi)|, thus pushing the
carrier transistor into the knee region. Furthermore, Fig. 4.7(b) shows that the real part
of V
′
C(fi) drops significantly when there is more than 10
◦ of phase shift. This is another
consequence of varying the phase of the first term in Eq. (4.10). Varying this term’s phase
will change the phase of Z
′
C(fi) (hence the phase of V
′
C(fi)) such that the real part of V
′
C(fi)
will be smaller than its magnitude, and the output power of the carrier transistor can be
decreased as a result. This decrease in the carrier transistor’s output power will cause a
drop in the efficiency of the DPA itself, and, moreover, the missing power must now be
supplemented by the less efficient LA.
It should be mentioned that the change in V
′
C(fi) in response to a change in ∠ILA(fi) is
dependent on the value of ZLA(fi). To demonstrate this, the plots in Fig. 4.7 are replotted
in Fig. 4.8 with ∠ZLA(fi) changed to 30◦. Then, according to Eq. (4.11), ∠ILA(fi) should
be 150◦ such that LA does not change the load impedance of carrier transistor. Notice
that the behavior of V
′
C(fi) in Fig. 4.8 differs from the behavior shown in Fig. 4.7. When
∠ILA(fi) is increased in Fig. 4.8(b), the real part of V
′
C(fi) does not change by a significant
amount.
The load impedance seen at the output of the peaking transistor, ZP (fi), can be ex-
pressed as ZP (fi) = 2RLIC(fi)/IP (fi). Since ZP (fi) is solely determined by the currents
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Figure 4.11: Schematic of the fabricated linear DPA.
of the carrier and peaking transistors, it should therefore not be affected by the addition
of the LA.
4.2 DPA and LA design and Simulation
A prototype of the proposed linear DPA topology is designed as a proof of concept. The
layout of the pototype was simulated using Keysight’s Momentum EM simulator and
Keysight’s ADS was used for EM-Circuit co-simulation of the entire circuit. The sim-
plified schematic of the prototype is shown in Fig. 4.9. The DPA was designed for a peak
envelope power of 12 W and a centre frequency of 800 MHz. The prototype uses two
Wolfspeed GaN transistors: A 6 W model (CGH40006P) and a 10 W model (CGH40010)
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was utilized for the carrier and peaking transistor in the DPA, respectively. The half-wave
line after the peaking amplifier was utilized to achieve wideband impedance inversion [34].
The impedance seen by the DPA at the combining node was chosen to be 20 Ω for op-
timal power and efficiency performance. This impedance was synthesized using the 50 Ω
load impedance and a tapered transmission line, which achieves real-to-real impedance
matching.
The output impedance seen looking into the DPA at the combining node is 5 + j7 Ω
at 800 MHz. Note that this is different from the ideal zero output impedance. Hence, an
impedance inverter with 20 Ω characteristic impedance should not be used in practice as it
would result in a ZDPAt(800 MHz) value of only 27− j38 Ω. Instead, the LA is inserted at
the node NLA, where the tapered transmission line between NLA and the combining node
transforms the output impedance of the DPA to a high impedance value of ZDPAt(800 MHz)
= 123 + j4 Ω. Recall from Section 4.1.1 and 4.1.2 that ZDPAt(f) should be maximized for
better distortion reduction and lower LA power consumption.
The LA design uses feedback to control its output impedance and improve its linear-
ity as discussed in the previous chapter. The size of the LA’s transistor was chosen with
the following considerations. First, the LA transistor’s maximum current should be high
enough so that it can supply the current needed to correct the DPA’s distortions. Partic-
ularly at peak power levels, when the most amount of correction current is required. It is
also important to note that the larger the transistor size, the higher its transconductance.
Recall that a high transconductance can lower both the LA’s output impedance and out-
put distortion. However, the transistor’s parasitic capacitance will be larger as well with a
larger device, and it will be harder to limit their impacts on the linearization performance.
In light of this trade-off, a 10 W GaN transistor (CGH40010) was chosen, and a 2.2 and
16 pH inductor is added at the gate and drain of the transistor, respectively, to resonate
out its input and output capacitance. Rf , Rs, and the bias of the LA transistor are used
to control ZLA(f) and maximize κdenom(f), where κdenom(f) is given by




and is the denominator of κ(f) and κd(f) given in equation (4.1) and (4.6), respectively.
A high κdenom(f) value means that the LA’s output impedance is conducive to distortion
reduction, and can reduce both κ(f) and κd(f). However, there is a trade-off between
how high κdenom is and the power consumption of the LA. For example ZLA(f), and hence
κdenom(f), can be reduced by increasing the gate bias of the LA’s transistor, which increases
its transconductance. This, however, would increase the power consumption of the LA as
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Figure 4.12: Simulated phase of VL(800 MHz) and V
′
L(800 MHz) for different td values.
this would lower the gain of the LA, and increase the power required to drive the LA. In
the final design ZLA(800 MHz)= 8.1 + j4.6 Ω, which results in a α(800 MHz) magnitude of
3.33. Note here that κ(f) and κd(f) affects the distortion voltage, and should be squared
to see its effect on the distortion power. Hence κ2denom is plotted in Fig. 4.10 for frequencies
between 700 and 900 MHz. κ2denom remains high for frequencies around 800 MHz.
In the final design ZL(800 MHz) equals 26.7− j6 Ω. This impedance is higher than the
load impedance seen by the DPA at the combining node. Thus the voltage swing at NLA is
higher than the voltage swing at the combining node, and the LA transistor’s drain must
be biased higher than the peaking transistor to avoid being pushed into the knee region.
The schematic of the final linear DPA prototype design is given in Fig. 4.11. C1 and
C2 are used to account for the parasitic output capacitance of the carrier and peaking
transistor. C1, the carrier transistor’s output capacitance, and the transmission line be-
tween the two are used to implement a quasi-lumped quarter-wave transmission line [71].
Similarly, C2 is used to implement a quasi-lumped quarter-wave transmission line at the
output of the peaking transistor, which is then connected to a quarter-wave transmission
line to form a half-wave transmission line.
4.2.1 Linearization with CW Stimulus
First the DPA and LA combination was given a CW input at the centre frequency of
800 MHz, and the value of ILA(800 MHz) was adjusted through the setting of td and Go.
The following guidelines were followed in light of the LA’s effects on the impedance seen
by the carrier transistor.
The phase of ILA(800 MHz) was adjusted by tuning the value of td to achieve good phase
linearization without significantly decreasing the DPA’s PAE. According to Fig. 4.12, the
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(a) (b)
Figure 4.13: Simulated (a) PAE, of the linear DPA, with the LA’s power consumption
factored in, for various td values, and the (b) phase of LA’s open circuit voltage and
VL(800 MHz) for different td values.
(a) (b)
Figure 4.14: Simulated (a) real part of V
′
C(800 MHz) and (b) magnitude of the correction
current from the LA for different td values.
DPA output will have the least amount of phase deviation when td is 2.59 ns. However, the
PAE of the DPA is low at this td setting, and the reason for this can be seen in Fig. 4.13.
The phase of the LA’s open circuit voltage is about 20◦ lower than VL(800 MHz) when td
is 2.59 ns, and this can cause a change in the carrier transistor’s load impedance once the
LA is added. This is confirmed in Fig. 4.14, where the real part of V
′
C(800 MHz) is plotted
for various td settings. Note that Fig. 4.14(a) shows similar behavior as the plot in Fig.
4.8(b) because the phase and magnitude of ZLA(800 MHz) is about the same as the phase



































































Figure 4.15: Simulated (a) Pout/Pavs-DPA, where Pavs-DPA is the power available at the input
of the DPA, the (b) DPA’s PAE, with the LA’s power consumption factored in, for various
Go settings, and (c) the magnitude of V
′
C(800 MHz) for various Go settings.
(a) (b)
Figure 4.16: Simulated (a) DE of the DPA (without the LA consumption), DEDPA, versus
the output power of the DPA only (without the power from the LA), Pout−DPA and (b)
magnitude of the correction current from the LA for different Go values.
the real part of V
′
C(800 MHz) is significantly decreased. Hence, as previously discussed,
the overall efficiency will be decreased as well. In Fig. 4.13(a), it is also shown that the
PAE is low when td is at its lowest sweep value of 2.44 ns. This is because although the
LA will not have to supply as much real power, it will need to supply a large amount of
reactive current when the phase difference between the LA’s open circuit voltage and VL
is large. This trend can be seen in the plot of the correction current coming from the LA,
Icor(800 MHz), in Fig. 4.14(b).
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Figure 4.17: Simulated IMD3 with (solid line) and without (dashed line) the LA with input
tones at 795 and 805 MHz
The value ofGo was set such that |ILA(800 MHz)| does not saturate the carrier transistor
or significantly decrease the DPA’s efficiency. In Fig. 4.15(a), the Go is swept from 0.6
to 1.1. It can be observed that the DPA’s gain, with the LA, can experience compression
at high power when Go is close to 1.1. On the other hand, when Go is below 0.7 the
PAE of the DPA will drop rapidly as shown in Fig. 4.15(b). This can be explained using
Fig. 4.15(c), which plots the voltage swing at the carrier transistor’s drain. Fig. 4.15(c)
shows a behavior which is similar to the one predicted in Fig. 4.6, where the voltage swing
V
′
C(800 MHz) increases with Go. When Go is too high, the carrier transistor is pushed into
saturation, hence the linearization is not as effective. On the other hand, if Go is too low,
the voltage swing at the carrier transistor will be decreased, and the DPA will no longer
achieve its maximum efficiency. This can be seen in Fig. 4.16(a), where it can be observed
that the DE of the DPA (without the LA’s power consumption) decreases with the value
of Go. Moreover, Fig. 4.16(b) shows that the further away Go deviates from 0.8 and 0.9,
the higher the amount of correction current from the LA. This is because when Go is very
high or low the LA will increase or decrease the overall gain by sourcing or sinking a large
amount of current, respectively.
4.2.2 Linearization with Two-Tone Stimulus
The simulations with CW signal gave a range for what td and Go should be within. The
DPA and LA combination was then stimulated by a two-tone input with tone frequencies
at 795 and 805 MHz, and the IMD3 is minimized through fine tuning of ILA(f) and ZLA(f)
through the adjustment of td, Go, and the LA’s transistor’s bias. The simulated IMD3 with
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(a) (b)
Figure 4.18: Simulated (a) Pout/Pavs-DPA and (b) phase deviation of the output voltage for
the case with and without the LA and td and Go of 2.56 ns and 0.9, respectively.
and without LA is plotted in Fig. 4.17 for a td and Go value of 2.56 ns and 0.9, respectively.
It can be observed that significant improvement was achieved at all power levels.
The DPA’s gain and output phase with an 800 MHz CW input signal was then sim-
ulated again with the refined td and Go values of 2.56 ns and 0.9, respectively, and the
results are plotted in Fig. 4.18. With the LA, the variation in gain has been reduced from
1.2 to 0.3 dB, and the phase variation is decreased from 10.1◦ to 2.5◦.
4.2.3 Linearization Under Modulated Signals
Next, the DPA was driven by a modulated signal in simulation using the design values
found in the two-tone signal linearization subsection. The design was simulated using
Keysight’s ADS RF and Ptolemy co-simulations. A WCDMA modulated signal with a
bandwidth of 15 MHz and PAPR of 8.3 dB was used to drive the PA, and the average
output power was kept at 33 dBm. The frequency spectrum at the output of the DPA
is plotted in Fig. 4.19 for the cases with and without the LA. With the LA, the ACLR
improved by 13.7 dB from -32.1 to -45.8 dBc, and the EVM was improved from 4.9 % to
1.5 %. The PAE, however, was decreased from about 44 % to 30 % when the LA was
added. This efficiency drop is mainly due to the extra power required by the LA.
The co-simulation was then repeated at different centre frequencies from 700 to 900 MHz.
The value of td and Go were adjusted to account for the change in the DPA and LA’s gain
and group delay versus frequency, and the ACLR performance at each frequency is plotted
in Fig. 4.19(b). Note from Fig. 4.19(b) that the most amount of linearization is achieved
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Figure 4.19: Simulated DPA (a) output spectrum and (b) output ACLR versus frequency





































Figure 4.20: The (a) picture of fabricated fully analog linear DPA and (b) measured DPA
output spectrums when stimulated by a 15 MHz modulation bandwidth signal with 8.3 dB
PAPR and 32 dBm output power.
around 800 MHz as predicted by the plot of α(f)2 in Fig. 4.10.
4.3 Measurements
A photograph of the fabricated linear DPA prototype is shown in Fig. 4.20(a). The bias
current of the carrier transistor is 33 mA and the peaking transistor’s gate is biased at
-5.8 V. The drain bias of the carrier and peaking transistor is 28 V and the LA transistor’s
drain bias voltage and current is 34 V and 60 mA, respectively. Keysight’s M8190A AWG



















Figure 4.21: Measured and co-simulated ACLR when the DPA is stimulated by a 15 MHz
modulation bandwidth signal with 8.3 dB PAPR for the case with (solid line) and without
(dashed line) the LA.
Frequency (MHz)





































































































Figure 4.22: Measured DPA output spectrums when stimulated by a (a) 20 MHz, (b)
30 MHz and (c) 40 MHz WCDMA signal at the average output power level were -45 dBc



























































Figure 4.23: Measured (a) ACLR, (b) EVM, and c) PAE of the DPA with (solid line) and
without (dashed line) the LA versus average output power. Note that the PAE figures
with LA include the power consumption of the LA.
2.52 ns and about 0.9, respectively, for all the measurements. In this proof of concept test,
the inputs to the DPA and LA are generated by separate AWGs. It is possible though to
generate the inputs to both the LA and DPA from a single input signal source by using
a power divider, variable phase shifters and variable attenuators as shown in Fig. 4.9.
Moreover, the same phase shifters and attenuators can also be utilized in the future for
beamforming.
The performance of the prototype was first measured using the same 15 MHz input
signal used in the co-simulation. The output spectrum for the case with and without the LA
is plotted in Fig. 4.20(b), where the average output power was 32 dBm. Note that ACLR
was improved by 10.3 dB from -34.7 dBc to about -45 dBc, and the EVM was improved by
4.1 percentage points from 5.6 % to 1.5 %. This improvement is very comparable to the co-
simulation results. In fact, even at other power levels, the co-simulated linearization results
are close to the measurement results as can be seen in Fig. 4.21. Significant linearization
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Table 4.1: Maximum Linearity Improvement with the LA
Signal bandwidth (MHz) 15 20 30 40
ACLR improvement (dB) 11.8 12.5 11.5 11.2
EVM improvement (percentage points) 4.7 5.2 5.2 3.6
was achieved at all power levels. This, as mentioned in Section 4.1.3, is due to the low
ZLA(f) value achieved in the design which can help enable distortion reduction across a
wide range of operation conditions.
The DPA output was also measured at different average output power levels with up
to 40 MHz bandwidth modulated signals. The PAPR of the 20, 30, and 40 MHz signal
is 7.1, 8.6, and 8.4 dB, respectively. The output spectrums of the DPA with the different
signals tested are plotted in Fig. 4.22 for the case with and without the LA. The ACLR,
EVM, and PAE versus different average power levels are summarized in Fig. 4.23. After
the addition of the LA, significant linearity improvement was achieved at all power levels.
The maximum ACLR and EVM improvements are summarize in Table 4.4 for the different
signals. More than 11 dB of maximum ACLR improvement is achieved for all the signals.
The PAE, however, is reduced due to the LA’s power consumption. Note though that the
LA’s power consumption is still much less than the power consumption of a conventional
DPD system. For example, the LA consumes about 2 W of power at 32 dBm average
output power. This is much less than the power consumption of a DPD system, which is
estimated to be 5.4 W in [12] for a 30 MHz bandwidth system. Moreover, the LA’s power
will scale down with the power rating of the PA as discussed in the previous chapter. Hence,
the lower the DPA’s power rating, the more beneficial the present topology is in terms of
power consumption. It is also worth mentioning here that the PAE of the topology did
not increase with an increase in signal bandwidth. Lastly, it is important to point out that
the efficiency of the linear DPA is significantly higher than the efficiency of the linearized
class AB PA in the last chapter. For example, with the same 40 MHz signal the PAE of
the linear DPA is more than 13 percentage points higher than the linearized class AB PA
at the maximum output power level.
As a result of the LA’s linearization, the ACLR now passes the -45 dBc requirement
for all the modulated signals without a large back-off in average output power. On the
other hand, when the LA was not used, the ACLR stays higher than -36.5 dBc for all the
average output powers tested. Table 4.2 summarizes the performance of the linear DPA at
the average output power levels where -45 dBc ACLR is achieved, and the corresponding
output spectrums are plotted in Fig. 4.22. For example, when driven by the 15 MHz
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Table 4.2: DPA Performance When -45 dBc ACLR was Achieved
Signal bandwidth (MHz) 15 20 30 40
PAPR (dB) 8.3 7.1 8.6 8.4
Average output power (dBm) 32 31.5 29 30
ACLR improvement with the LA (dB) 10.2 11.5 11.5 11.2
EVM (%) 1.5 1.7 2.3 3.1
PAE (%) 27.4 25.9 19 20.7
(a) (b)
Figure 4.24: Measured (a) gain and (b) phase distortion when stimulated by a 15 MHz
WCDMA signal for the case with (blue) and without (magenta) the LA.
signal, the ACLR is now better than -45 dBc when the average output power is 32 dBm,
and the PAE at that power level is 27.4 %. The gain and phase distortion of the DPA are
also measured and plotted in Fig. 4.24. Both gain and phase distortions are significantly
decreased with the LA, and the EVM was improved from 5.6 % to 1.5 %.
The performance of the prototype is compared with other linear DPA designs in Table
4.3. All results are achieved without the use of DPD, and the designs that reported better
than -45 dBc ACLR are highlighted in Table 4.4. Out of these designs, this work demon-
strated the highest modulation bandwidth, especially relative to the centre frequency.
Although the designs in [65] and [53] achieved better PAE, they required either drain and
gate tracking versus average power, or the predistorter and gate bias needed to be carefully
tuned for each power level.
79










PAE (%) ACLR (dBc)
[47] 2-way w. FFW 2.14 5 44.8 10.9 -60
[53] 2-way w. RFPD1 2.14 20 40.8 34.84 -45
[54] 2-way w. RFPD2 2.14 5 34 18.9 -53.8
[55] 3-way w. RFPD 2.14 5/15 40/40 10.4/10.3 -51/-49.1
[65] 2-way w. DS3 2.14 5 39.4 31.8 -45
[63] 2/3/4-way 2.14 5 and 10 32/31/34 27.9/14.8/19.3 -30.1/-43.2/-38.4
[62] 2-way 2.14 20 44.8 26.9 -43.2
[67] 2-way 2.14 5/10/20 35.4/35.4/35.4 40/40/40 -41.5/-40.8/-40.5
[68] 2-way 7 56 32 40 -36
[66] 2-way 5 40/80/160 32 33.84 -43.8/-44.1/-43.1
This
work








Table 4.4: Performance When -45 dBc ACLR is achieved
Centre freq. (GHz) Mod. BW. (MHz) Average Pout (dBm) PAE
[47] 2.14 5 47 14
[65] 2.14 5 39.4 31.8
[53] 2.14 20 40.8 34.84
[55] 2.14 5/15 42.6/42.2 15.3/14.2
[54] 2.14 5 36 27
This work 0.8 15/20/30/40 32/31.5/29/30 27.4/25.9/19/20.7
4.4 Conclusion
In this section, a linear DPA was proposed by augmenting conventional Doherty techniques
with an LA amplifier. A prototype was fabricated and measurements confirmed the topol-
ogy’s capability for linear and efficient amplification with wideband modulated signals with
up to 40 MHz bandwidth. For example, when stimulated by a 15 MHz WCDMA signal,
the linear DPA achieved -45 dBc of ACLR at 32 dBm output power with 27.4 % PAE.
In fact, the proposed linear DPA was able to achieve about -45 dBc of ACLR or better
1The predistorter and the gate bias of the peaking transistor was carefully tuned for each power level
2The predistorter uses multiple nonlinear paths
3The drain and gate bias are controlled versus average power
4Estimated from DE and gain plot
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over a wide average power range for all the modulated signals. Compared to the linearized
class AB PA in the last chapter, the linear DPA is able to achieve a significantly higher
efficiency for all signals tested. And, because it still uses the LA for linearization, the
topology’s power overhead will scale down with the PA’s output power range and does not
increase with signal bandwidth. All the aforementioned reasons make this linear DPA very
promising for future 5G small cells and large antenna arrays.
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Chapter 5
Desensitizing the PA to the Effects of
Antenna Coupling
As discussed in Chapter 1, it is envisioned that future 5G systems will make use of massive
MIMO technology at sub-6-GHz frequencies to increase the capacity of the network without
requiring additional base stations or spectrum. This is achieved by implementing digital
beamforming using a large antenna array where each antenna has its own transceiver and
data converter. This way, any signal can be sent from any antenna, and this gives digital
beamsteering a lot of flexibility. As a result, a number of beams can now be superimposed
together and adapted to multi-path and frequency-selective fading such that many users
can share the same time-frequency resource as illustrated in Fig. 5.1(a). Notice how the
propagation paths can be line-of-sight or non-line-of-sight. For the case of line-of-sight
propagation, a narrow beam is formed to concentrate power in the direction of the user.
For non-light-of-sight propagation, the transmitted waveforms are chosen such that they
superimpose constructively at the user’s location [72].
5.1 Antenna Coupling in Massive MIMO and Its Ef-
fects on the PA’s Load Impedance
In practice, there will not be perfect isolation between the antenna elements in a large
and dense antenna array. As a result, unwanted coupling between the antenna elements
can cause significant distortions at the output of the PAs and at the receiver in the far-
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Figure 5.1: Illustration of a) digital beamforming reproduced from [8], where different
colors represent different signals, and b) an antenna array with multiple PAs reproduced
from [73].
techniques [74,75]. Consider the large antenna array system illustrated in Fig. 5.1(b). The





where a2,i is the reflected wave at the ith device, b2,k is the incident wave at the output of
the kth device, and Si,k is the scattering parameters of the antenna array. The reflection








As can be seen from Eq. (5.2), the load seen by each PA is a function of the outputs of
the other PAs in the array and the mutual coupling of the antennas [73]. For example,
we can expect the load impedance seen by each PA to vary dynamically in a massive
MIMO system because the output from each PA changes depending on user locations
and the environment. This unwanted load impedance variation can affect the linearity
performance of the PAs and can be particularly troublesome for DPAs. As discussed in
the previous chapter, the dynamic load modulation in the DPA (and hence its linearity),
is highly sensitive to its load impedance. For example, a change in the load impedance can
increase the impedance seen by the DPA’s carrier transistor. This could, in turn, push it
into its strongly nonlinear knee region over a large range of power levels.
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Figure 5.2: Equivalent circuit of the PA and LA used for load impedance variation analysis.
While it is possible to mitigate the effects of antenna coupling by adding circulators
between the PAs and the antennas to better isolate the two, this approach is not ideal
because circulators are bulky and expensive. Alternatively, one can try to linearize each
PA individually using DPD techniques which accounts for antenna coupling. For example,
a dual-input DPD model was developed in [76] to compensate for PA nonlinearity, antenna
crosstalk, and mismatch. This method, however, can be inefficient for large antenna array
systems because the cost of DPD would be multiplied by the large number of PAs in the
system. In light of this, there has been recent work to linearize the entire array using only
a single polynomial-based DPD [77] or to model and linearize the array as a single-input-
single-output system [78]. These techniques, however, either don’t consider the crosstalk
or mismatch [77], or they rely on the use of a reference antenna in the antenna’s far-field
which is not always practical. Moreover, these linearization techniques were only designed
for array antenna systems with analog beamforming, where only the phases of the input
signals are varied. In digital beamforming in massive MIMO systems, the amplitude of
each input signal is also dynamically changed to produce the beams required. This can
further complicate linearization.
In response to the problem of antenna coupling in large antenna arrays, the following
subsections will analyze the LA’s capacity to counteract its undesirable effects.
5.2 Analysis of Load Impedance Variation with LA
In this subsection, it will be demonstrated that the LA can be used to significantly reduce
the amount of load impedance variation caused by antenna coupling in a massive MIMO
system. This will be shown using the the simplified schematic in Fig. 5.2. Note that
Z ′L is the impedance seen looking into the LA and the load impedance ZL, and it is the








ZPA(ZL + ZLA)− ZLZLA
. (5.3)
Assuming that G in eq. (3.6) is set to 0 dB1, such that Z ′L = ZL when ZL is equal to the
optimal load impedance of the PA ZLo, then Z
′
L can be found to be
Z ′L =
ZL(ZLAZPA + ZLAZLo + ZPAZLo)
(ZLAZPA + ZLAZLo + ZPAZL)
. (5.4)
Next, to see how Z ′L changes when the load impedance deviates from its original value due
to antenna coupling, the derivative of Z ′L with respect to ZL is found at the point when








If the magnitude of the numerator in Eq. (5.5) is greater than one, then the magnitude of
the impedance variation seen by the PA is effectively reduced by the addition of the LA.
It can also be seen that the amount of desensitization depends on the value of ZLA. For
example, if ZLA = 0, then the derivative in Eq. (5.5) equals zero, and Z
′
L will not vary at
all in response to a change in ZL. This is expected because LA would be an ideal voltage
source in that case, and the voltage at the PA’s output is constant no matter what ZL is.
As a result, the impedance seen by the PA remains constant because the current at the
output of the PA also stays the same.
For the case of the DPA in chapter 4, the magnitude of the derivative in Eq. (5.5)
can be solved to be about 0.31. Hence, we should expect Z ′L to vary much less than ZL.
To illustrate this, Z ′L is calculated using Eq. (5.4) for different ZL values and plotted in
Fig. 5.3. For the variation ZL, |ΓL|2 was set such that the voltage standing wave ratio
(VSWR) value, V SWRL
3, is equal to values from 1 to 4, and the phase of ΓL was varied
over 360◦. Notice how Z ′L stays much closer to the optimal impedance ZLo (the centre of
the Smith chart) compared to ZL. Hence, it is expected that the LA can be very effective
in reducing the amount of load impedance variation seen by the PA in the presence of
antenna coupling.
To verify the analysis above, the DPA and LA topology detailed in chapter 4 is simulated
at a low power level (when the peaking transistor is off), and its load impedance Zload is
1This is achieved by setting IPAILA =
ZLA(ZPA+ZLo)
ZPAZLo
2ΓL = (ZL − ZLo)/(ZL + ZLo)



























Figure 5.3: Calculated Z ′L (solid line) and ZL (dashed line) for various V SWRL values.


















































Figure 5.4: The (a) topology of the DPA and LA and the (b) simulated carrier transistor
impedances for various V SWRload values for the case with (solid line) and without (dashed
line) the LA. The impedances are plotted on a Smith chart that is normalized to 50 Ω.
varied across a wide range of values. The topology of the DPA and LA is redrawn in
Fig. 5.4(a) with all the relevant impedance marked, and the impedance seen by the carrier
transistor is plotted in Fig. 5.4(b) for various Zload values for the case with (Zc) and
without (Z ′c) the LA. For the variation of Zload, the magnitude of the reflection coefficient,
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(a) |Zc| and |Z ′c| (b) |Zp| and |Z ′p|
Figure 5.5: Simulated impedance seen by the (a) carrier and (b) peaking transistor for the
case with (solid line) and without (dashed line) the LA and |Γload| = 0.2.
(a) |Zc| and |Z ′c| (b) |Zp| and |Z ′p|
Figure 5.6: Simulated impedance seen by the carrier and peaking transistor for the case
with (solid line) and without (dashed line) the LA and |Γload| = 0.5.
Γload
4, is set such that VSWR at the load, V SWRload
5, is equal to values from 1 to 4, and
the phase of Γload was varied over 360
◦. Notice how the impedance seen by the carrier
transistor remains much closer to the optimal value (V SWRload = 1) with the LA added.
Next, the magnitude of impedance seen by the carrier and peaking transistor is plotted
versus different input voltages for a range of different Zload values in Fig. 5.5. As expected,
4Γload = (Zload − 50)/(Zload + 50)
5V SWRload = (1 + |Γload|)/(1− |Γload|)
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Figure 5.7: Calculated |κdenom(800MHz)|2 for various V SWRL values.
the LA was able to significantly reduce the variation seen by both impedances such that
they stayed much closer to the original optimal value. For example, at low power levels the
impedance seen by the carrier transistor varied by about 60 Ω without the LA, but only
by about 20 Ω with the LA added. At peak power, the impedance seen by the peaking
transistor varied by about 52 Ω without the LA, but it only varied by about 19 Ω with the
LA added. Finally, the impedance variation was worsened by increasing |Γload| to be 0.5,
and the impedances are plotted again versus input voltage in Fig. 5.6. Once again, the
LA was able to significantly reduce the amount of impedance variation seen by both the
carrier and peaking transistor. For example, the impedance seen by the carrier transistor
varied by about 170 Ω without the LA, but only by about 50 Ω with the LA added.
5.3 Linearization of Massive MIMO PAs in the Pres-
ence of Antenna Coupling Using the LA
Aside from reducing the load impedance caused by antenna coupling, the LA also improves
the linearity performance of PAs in massive MIMO systems by maintaining a high level of
linearization under a wide range of load impedance values. Recall the term κdenom(f) given
in Eq. (4.12). The larger this term is, the more the LA is able to reduce the distortions
in the DPA. Although κdenom(f) is a function of ZL, it is shown in Fig. 5.7 that the
magnitude of κdenom(f) can still remain high versus the ZL deviations tested. Hence, we
can expect that the LA is still able to achieve significant linearization for these various
load impedance values. To verify this, the DPA and LA configuration detailed in chapter
4 was simulated again with various Zload values, and the AM-AM and AM-PM distortions
88
(a) AM-AM (b) AM-PM
(c) IMD3L (d) IMD3U
Figure 5.8: Simulated AM-AM, AM-PM, and IMD3s across Zload for the case with (solid
line) and without (dashed line) the LA.
are plotted in Fig. 5.8(a) and Fig. 5.8(b), respectively. Without the LA, the AM-AM
and AM-PM profiles changes significantly versus load impedance. For example, in the case
of AM-AM, the amount of gain variation can go from 0.7 to 1.9 dB for the case when
Γload is equal to 0.2∠180◦ and 0.2∠90◦, respectively. On the other hand, the AM-AM
and AM-PM profile for the case with the LA is much smaller and more consistent. For
instance, AM-AM variation for all the load impedance tested stayed within 0.3 dB for the
case when the LA was used.
Next, a two-tone input with tone frequencies at 795 and 805 MHz was used, and the
IMD3 performances with various Zload values for the case with and without the LA are
plotted in Fig. 5.8(c) and 5.8(d). Significant IMD3 improvement was obtained with all
the load impedance values tested. Finally, the amount of impedance variation was then
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(a) AM-AM (b) AM-PM
(c) IMD3L (d) IMD3U
Figure 5.9: Simulated AM-AM, AM-PM, and IMD3s across Zload for the case with (solid
line) and without (dashed line) the LA.
increased by raising |Γload| to be 0.5, and the AM-AM, AM-PM, and IMD3s are plotted
in Fig. 5.9 for the case with and without the LA. Similarly, significantly improvement in
linearity is achieved for all load impedances when the LA was added.
5.4 Simulated Performance with a Four-Element Ar-
ray Antenna
As an initial test of LA’s effectiveness in a large antenna array system, four identical copies
of the DPA developed in Chapter 4 (PA1, PA2, PA3, and PA4) were used in simulation
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Figure 5.10: Illustration of the simulation setup used to observe the performance of an
2× 2 array antenna at a far-field point.
DPAs are termed Vinx where x is the PA number. The 2 × 2 array antenna was modeled
by a 5-port scattering parameter using the ANSYS HFSS 3D electromagnetic simulation
software where the fifth port is placed at a far-field location in the direction of the beam
formed by the antenna.
5.4.1 Performance with Various Input Signal Phases
First, the beam angle θ was swept from zero to 30◦ by keeping the phase of Vin3 and Vin4
fixed at zero and varying the phase of Vin1 and Vin2 from zero to 90
◦. For each beam angle,
the normalized AM-AM and AM-PM at the far-field port is plotted in Fig. 5.11 for the case
with and without the LA. Without the LA, the behaviour of both AM-AM and AM-PM
varies for different beam angles because the impedance seen by each PA changes versus the
beam angle due to antenna coupling as shown in Fig. 5.12. A change in load impedance
will, in turn, affect the behaviour of the PA’s nonlinearity. The fact that the nonlinearity
changes versus θ also means that, if a type of predistortion linearization was used, then
the predistorter will need to be dynamically adapted for the best output linearity. On the
other hand, the AM-AM and AM-PM at the far-field port stays very consistent versus
beam angle when the LA was used in the PAs because of two reasons: First, the load
impedance seen by the DPA stays much more consistent as can be seen from Fig. 5.12.
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(a) AM-AM (b) AM-PM
(c) IMD3L (d) IMD3U
Figure 5.11: Simulated AM-AM, AM-PM, and IMD3s at the far-field port for the case
with (solid line) and without (dashed line) the LA for various beam angles.
Secondly, the LA is able to achieve a significant amount of linearization across a wide load
impedance range as discussed in the previous subsection.
Finally, a two-tone input voltage was applied to each PA with tones at 795 and 805 MHz,
and the IMD3L and IMD3U at the far-field port is plotted in Fig. 5.11(c) and Fig. 5.11(d),
respectively. With the LA, significant IMD3L and IMD3U improvements were achieved

























Figure 5.12: Impedance seen by the carrier transistor in the array antenna PAs for the
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Figure 5.13: Impedance seen by the carrier transistor in the PA1 for the case with (circle)
and without (triangle) the LA for various Pout1−bo and ∠Vin1 values.
5.4.2 Performance with Various Input Signal Magnitudes
In the previous test, only the phase of the input signals is varied to achieve different beam
angles. However, the magnitude of the input signals can also fluctuate in a massive MIMO
system, and this can further complicate the load variations caused by antenna coupling.
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(a) AM-AM (b) AM-PM
(c) IMD3L (d) IMD3U
Figure 5.14: Simulated AM-AM, AM-PM, and IMD3s at the output of PA1 for the case
with (solid line) and without (dashed line) the LA for various Vin1 magnitudes. ∠Vin1 was
set to 180◦ for this test.
To illustrate this, the magnitude of Vin1 was reduced such that it is Pout1−bo dB lower than
the magnitude of the input signal going into the other PAs (the input signal going into the
other PAs are set to be the same value and kept constant in this test). Moreover, the phase
of Vin1 was also varied from 0 to 330
◦, and the impedance seen by the carrier transistor
in PA1 at a low power level is plotted in Fig. 5.13 for the case with (Z ′c1) and without
(Zc1) the LA. Notice how, without the LA, there is significant variation in the value of Zc1.
In fact, the real part of Zc1 even becomes negative at some points
6. This can be highly
problematic because it can cause PA1 to become unstable. With the LA, on the other
6Note that there are two more Zc1 points that have a negative real part. They are not shown in the
plot because they are far from the passive part of the Smith chart.
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hand, Z ′c1 stays much closer to its optimal value, and the real part of Z
′
c1 stays positive for
all the cases tested.
It is also expected that the LA will improve the linearity of PA1 when the magnitude
of its input signal is varied across a wide range. To show this, the AM-AM and AM-PM
at the output of PA1 are plotted for the case when ∠Vin1 = 180◦ in Fig. 5.14. The IMD3s
at the output of PA1 are also plotted with input tones at 795 and 805 MHz. Without the
LA, the linearity of PA1 varies significantly versus Pout1−bo due to the large variation of
load impedance cause by antenna coupling. With the LA, however, significant linearity
improvements were achieved for all the input power levels tested. For example, the AM-
AM and AM-PM distortions stayed within 0.2 dB and 2.5 ◦, respectively, for all Pout1−bo
values tested when the LA was used.
5.5 Conclusion
In this section, it was shown that unwanted antenna coupling in large antenna arrays can
cause the load impedance of the PAs to vary dynamically from its optimal value. As
a result, the PA can become unstable and significant distortions can be introduced at
the output of the PA which cannot be easily remedied using conventional linearization
techniques. In response, analysis and simulations were performed to demonstrate that
the LA can be used to counteract this problem by significantly reducing the amount of
load variation seen by the PA, such that it remains closer to its optimal value, and by
maintaining a high amount of linearization over a wide range of load impedance values. For
example, with the LA added, the variation in the impedance seen by the carrier transistor
decreased from 60 to 20 Ω and AM-AM distortions decreased from up to 1.9 dB to less
than 0.3 dB for a given change in the load impedance.
Lastly, as an initial test of its effectiveness, an LA was applied to each of the four DPAs
that were used to drive a 2×2 array antenna. It was shown in simulation that, without the
LA, the DPAs will experience a large amount of load impedance variation when either the
magnitude or phase of the input voltages is changed for beamforming purposes. This, in
turn, will affect the PA’s linearity performance and stability. With the LA, however, each
DPA now sees a much lower amount of load variation, and the linearity and stability of
the DPAs were significantly improved for all conditions tested. For instance, with the LA
added, the AM-AM distortions decreased from up to 0.9 dB to 0.2 dB while the AM-PM
distortions decreased from up to 11 ◦ to 2.5 ◦ for a given amount of change in the magnitude




In this thesis, a novel wideband PA linearization technique based on the design and addition
of an LA was proposed and developed. It was shown that the technique’s power overhead
is relatively low, scales with the power range of the PA, and does not increase with signal
bandwidth, making this approach very attractive for use with future 5G small-cell base
stations and large antenna arrays.
The proposed linearization technique was first applied to a high peak efficiency 6 W
class AB PA with a centre frequency of 850 MHz, and the technique’s effectiveness was
validated by measurement results which showed that the LA can significantly improve the
PA’s linearity even when it is amplifying signals with a modulation bandwidth as wide as
160 MHz. For example, in the case where the PA was driven by a modulated signal with
40 MHz bandwidth, the PA’s ACLR was improved by up to 13 dB with the addition of the
LA, allowing the PA to achieve an ACLR of -45 dBc without any additional linearization
techniques. Moreover, it was shown that the LA can also be used in conjunction with a
simple RF predistorter to further improve the efficiency and linearity of the class AB PA.
Next, the LA was augmented with a conventional DPA design to form a new linear
DPA topology that achieves a better linearity-efficiency trade-off compared to the lin-
earized Class AB PA. A study of the interactions between the LA and DPA circuitries
was conducted, and a design strategy was developed, to determine the circuit parameters
that maximize the ACLR improvement while minimizing the LA’s power consumption. A
prototype was designed and fabricated with a peak envelope power of 12 W and centre
frequency of 800 MHz. Measurements of the prototype confirmed the topology’s capability
for linear and efficient amplification with wideband modulated signals with up to 40 MHz
bandwidth. For example, when stimulated by a 15 MHz WCDMA signal, the linear DPA
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achieved -45 dBc of ACLR at 32 dBm output power with a PAE of 27.4 %. In fact, the
proposed linear DPA was able to achieve about -45 dBc of ACLR or better over a wide
average power range for all modulated signals tested, and the efficiency of the linear DPA
remaining significantly higher than the linearized class AB PA, as expected.
Lastly, it was shown that another important benefit of the LA is that it can mitigate the
distortions and instability caused by unwanted antenna coupling present in large antenna
arrays. It does so by reducing the amount of load impedance variation seen by the PA,
such that the load impedance remains closer to its optimal value, and by maintaining a
significant amount of linearization under a wide range of load impedance conditions.
6.1 Summary of Contributions
The goal of this thesis was to develop a new linearization method suitable for PAs used in
future small cells and large antenna arrays. This goal was achieved through the following
contributions:
• Proposed and developed a new wideband PA linearization technique based on the
design and addition of an LA. The LA is very suitable for linearizing small cell and
large array antenna PAs because its power consumption is relatively low and scales
with the PA’s power range.
• Verified the effectiveness of the proposed technique by developing a design strategy
to linearize a class AB PA when it is driven with wideband modulated signals.
• Proposed and developed a linear DPA topology by augmenting a DPA design with
an LA. The interaction between the LA and the DPA was studied, and based on
the findings, a design strategy was devised to maximizes distortion reduction while
minimizing the LA’s power consumption, This further improved the PA’s linearity-
efficiency trade-off.
• Showed through analysis and simulation that the LA can be used to mitigate the
unwanted load impedance variation and distortions caused by coupling between the
antennas in a large antenna array system.
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6.2 Future Work
Implementation at Higher Frequencies In the near future, operators are expected
to deploy 5G networks in the 3.3 - 4.2 GHz and 4.4 - 5 GHz frequency ranges [5]. Hence, it
is pertinent to increase the frequency of the LA design such that it can be used to linearize
PAs in those frequency ranges.
In the LA prototypes designed thus far a centre frequency of 800 MHz was used for
practical implementation with discrete components. At higher frequencies, however, the
parasitics associated with discrete transistors and interconnects (in particular, the long
interconnects in the LA’s feedback path that needed to be routed around the discrete
transistor) will be more pronounced and can make the LA less effective and more susceptible
to instability. To remedy these drawbacks, the LA can be implemented in an IC technology
which will allow for much shorter interconnects and smaller parasitics. The choice of which
technology will depend on the power level targeted. For higher powered small-cell PAs,
the GaN monolithic microwave integrated circuit (MMIC) process has excellent power
capabilities, and can be utilized to provide a few watts of power [79]. For lower-powered
small cells and large antenna arrays on the other hand, implementation in a complimentary
metal-oxide-semiconductor (CMOS) process is an attractive option as it is low cost, can
be produced in high volume, and allows for excellent integration with other transmitter
components [80].
Massive MIMO System Prototype In Section 5.4, it was shown through simulation
that the LA can reduce the load impedance variations and distortions caused by antenna
coupling in large antenna arrays used in a massive MIMO system. The next step is to
validate the analysis and simulations through measurements. For this, a massive MIMO
system with a large antenna array should be built with an LA and DPA connected to the
input of each antenna. Then, the signal at the intended user locations should be measured,
and the linearity of the received signal will be compared between the case with and without
the LA enabled. Finally, the user locations and environment should be varied to confirm
that significant linearity improvement can be achieved across a wide range of conditions
when the LA is added.
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6.3 List of Relevant Publications
Journal Papers
• Y. Hu and S. Boumaiza, ”Doherty Power Amplifier Distortion Correction Using
an RF Linearization Amplifier,” in IEEE Transactions on Microwave Theory and
Techniques, vol. 66, no. 5, pp. 2246-2257, May 2018. (Based on Chapter 4.)
• Y. Hu and S. Boumaiza, ”Power-Scalable Wideband Linearization of Power Ampli-
fiers,” in IEEE Transactions on Microwave Theory and Techniques, vol. 64, no. 5,
pp. 1456-1464, May 2016. (Based on Chapter 3.)
Conference Papers
• Y. Hu and S. Boumaiza, ”Joint RF pre-distortion and post-distortion linearization
of small cell power amplifiers,” 2017 IEEE Topical Conference on RF/Microwave
Power Amplifiers for Radio and Wireless Applications (PAWR), Phoenix, AZ, 2017,
pp. 66-69. (Based on Chapter 3.)
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[45] L. Piazzon, R. Giofrè, P. Colantonio, and F. Giannini, “Investigation of the AM/PM
distortion in Doherty power amplifiers,” in 2014 IEEE Topical Conference on Power
Amplifiers for Wireless and Radio Applications (PAWR), pp. 7–9, Jan 2014.
[46] A. Ezzeddine, H.-L. Hung, and H. Huang, “An MMAC C-band FET feedback power
amplifier,” IEEE Trans. Microw. Theory Techn., vol. 38, pp. 350–357, Apr 1990.
[47] K.-J. Cho, J.-H. Kim, and S. Stapleton, “A highly efficient Doherty feedforward lin-
ear power amplifier for W-CDMA base-station applications,” IEEE Trans. Microw.
Theory Techn., vol. 53, pp. 292–300, Jan 2005.
[48] H. Choi, Y. Jeong, C. D. Kim, and J. S. Kenney, “Efficiency enhancement of feedfor-
ward amplifiers by employing a negative group-delay circuit,” IEEE Trans. Microw.
Theory Techn., vol. 58, pp. 1116–1125, May 2010.
[49] R. N. Braithwaite and A. Khanifar, “High efficiency feedforward power amplifier us-
ing a nonlinear error amplifier and offset alignment control,” in 2013 IEEE MTT-S
International Microwave Symposium Digest (MTT), pp. 1–4, June 2013.
[50] K. Yamauchi, K. Mori, M. Nakayama, Y. Itoh, Y. Mitsui, and O. Ishida, “A novel se-
ries diode linearizer for mobile radio power amplifiers,” in IEEE MTT-S International
Microwave Symposium Digest, 1996., vol. 2, pp. 831–834 vol.2, June 1996.
[51] N. Imai, T. Nojima, and T. Murase, “Novel linearizer using balanced circulators and its
application to multilevel digital radio systems,” IEEE Trans. Microw. Theory Techn.,
vol. 37, pp. 1237–1243, Aug 1989.
104
[52] T. Nojima and T. Konno, “Cuber predistortion linearizer for relay equipment in
800 MHz band land mobile telephone system,” IEEE Trans. Veh. Technol., vol. 34,
pp. 169–177, Nov 1985.
[53] Y. Lee, S. Lee, and Y. Jeong, “Linearity improvement of Doherty amplifier with analog
predistorter for WCDMA applications,” in 2006 European Microwave Conference,
pp. 1205–1208, Sept 2006.
[54] Y. Lee, M. Lee, S. Kam, and Y. Jeong, “Advanced design of high-linearity analog
predistortion doherty amplifiers using spectrum analysis for WCDMA applications,”
in 2010 IEEE Radio and Wireless Symposium (RWS), pp. 140–143, Jan 2010.
[55] B. Shin, J. Cha, J. Kim, Y. Y. Woo, J. Yi, and B. Kim, “Linear power amplifier
based on 3-way Doherty amplifier with predistorter,” in 2004 IEEE MTT-S Interna-
tional Microwave Symposium Digest (IEEE Cat. No.04CH37535), vol. 3, pp. 2027–
2030 Vol.3, June 2004.
[56] C. Ma, W. Pan, S. Shao, C. Qing, and Y. Tang, “A wideband Doherty power ampli-
fier with 100 MHz instantaneous bandwidth for LTE-advanced applications,” IEEE
Microw. Wireless Compon. Lett., vol. 23, pp. 614–616, Nov 2013.
[57] F. Ghannouchi and O. Hammi, “Behavioral modeling and predistortion,” IEEE Mi-
crow. Mag., vol. 10, pp. 52–64, Dec 2009.
[58] A. Ghosh, R. Ratasuk, B. Mondal, N. Mangalvedhe, and T. Thomas, “LTE-advanced:
next-generation wireless broadband technology [invited paper],” IEEE Wireless Com-
mun., vol. 17, pp. 10–22, June 2010.
[59] D. Webster, J. Scott, and D. Haigh, “Control of circuit distortion by the derivative
superposition method [MMIC amplifier],” IEEE Microw. Guided Wave Lett., vol. 6,
pp. 123–125, March 1996.
[60] B. Kim, J.-S. Ko, and K. Lee, “A new linearization technique for MOSFET RF
amplifier using multiple gated transistors,” IEEE Microw. Guided Wave Lett., vol. 10,
pp. 371–373, Sept 2000.
[61] D. Webster and D. Haigh, “Low-distortion MMIC power amplifier using a new form of
derivative superposition,” IEEE Trans. Microw. Theory Techn., vol. 49, pp. 328–332,
Feb 2001.
105
[62] K.-J. Cho, W.-J. Kim, J.-H. Kim, and S. P. Stapleton, “Linearity optimization of a
high power Doherty amplifier based on post-distortion compensation,” IEEE Microw.
Wireless Compon. Lett., vol. 15, pp. 748–750, Nov 2005.
[63] Y. Yang, J. Cha, B. Shin, and B. Kim, “A fully matched N-way Doherty amplifier
with optimized linearity,” IEEE Trans. Microw. Theory Techn., vol. 51, pp. 986–993,
March 2003.
[64] J. Kim, B. Fehri, S. Boumaiza, and J. Wood, “Power efficiency and linearity enhance-
ment using optimized asymmetrical Doherty power amplifiers,” IEEE Trans. Microw.
Theory Techn., vol. 59, pp. 425–434, Feb 2011.
[65] Y.-S. Lee, M.-W. Lee, and Y.-H. Jeong, “Linearity-optimized power tracking GaN
HEMT Doherty amplifier using derivative superposition technique for repeater sys-
tems,” in 2008 IEEE MTT-S International Microwave Symposium Digest, pp. 427–
430, June 2008.
[66] X. Fang, A. Chung, and S. Boumaiza, “Linearity-enhanced Doherty power ampli-
fier using output combining network with predefined AM-PM characteristics,” IEEE
Trans. Microw. Theory Techn., pp. 1–10, 2018.
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The total reduction in IMD3L due to the addition of the LA, ∆IMD3Llin, was expressed
as
∆IMD3Llin = (G+ IMD3Lorig − IMD3Llp)− 20 log(κ(2f1 − f2)). (A.1)
in Eq. (3.13), where κ(2f1 − f2) is given as
κ(2f1 − f2) =
|1 + α(2f1 − f2)|
|β−1(2f1 − f2) + 1|
(A.2)
in Eq. (3.10), where α(f) and β(f) are the ratios between the LA and PA’s Norton
current and output impedance, respectively, at frequency f . In this section, simulations
using Keysight’s ADS harmonic balance simulator are used to validate this expression.
Recall that the LA was able to improve IMD3 through two ways. One of the ways was
through signal power enhancement. To demonstrate this, a two-tone input signal with tones
at 840 MHz (f1) and 860 MHz (f2) was applied to the LA and PA and an ideal filter which
only passes currents at f1 and f2 was inserted between the LA and PA output as shown
in Fig. A.1(b). As a result, the LA will only affect the fundamental tones. IMD3 with
and without the LA is then plotted in Fig. A.1(a). After the addition of the LA and the
filter, the power of the output signal was increased by around 2 dB (G=2 dB). As a result,
the PA’s IMD3 curves shifted 2 dB to the right and 2 dB down, and the IMD3 at 30 dBm
output power improved by 5.8 dB and 5.2 dB for IMD3L and IMD3U, respectively. (This
is the value of G+ IMD3Lorig− IMD3Llp and G+ IMD3Uorig− IMD3Ulp, respectively.)
The LA also improves the IMD3 through distortion reduction, and the amount of
distortion reduction was found using the relationship for κ given in Eq. (3.10). For this,
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(a)







Figure A.1: The a) simulated IMD3L and IMD3U with tones 1 and 2 at 840 MHz and
860 MHz, respectively, for the case with (solide line) and without (dashed line) the LA
and filter, and an b) illustration of the setup used for the simulation.












Figure A.2: Simulation setup used to find the PA and LA’s Norton currents at the IMD3
frequencies
the small-signal output impedance of both the PA and LA were found through simulation,
while the Norton currents at the IMD3 frequencies were found using the simulation setup
shown in Fig. A.2. An ideal filter was added between the PA and LA to block the currents
at the IMD3 frequencies, and an ideal filter was added at the PA and LA output to short
the IMD3 currents to ground. Then, the IMD3 currents at the output of the PA and LA
were measured to estimate their Norton currents at the IMD3 frequencies.
The simulated Norton currents and output impedance of the PA and LA were obtained
and recorded in Table A for 30 dBm output power. These values are then used to calculate
κ using Eq. (3.10), which is then used to calculate ∆IMD3Llin using Eq. (3.13). (The
equation was also adapted to calculate the expected improvement in IMD3U.) From this
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Table A.1: Calculated and simulated IMD3 reduction with tones at 840 and 860 MHz and
an output power of 30 dBm.
IMD3L IMD3U
ILA 0.00332∠52.9A 0.00343∠− 1A
IPA 0.00475∠− 148.2A 0.00454∠− 162.9A
α = ILA/IPA 0.699∠− 158.9 0.755∠161.9
ZLA 18.9∠8.2Ω 20∠22.1Ω
ZPA 26.4∠13.4Ω 28.8∠8.2Ω
β = ZLA/ZPA 0.72∠− 5.2 0.7∠13.9
κ -14.9 dB -16.4 dB
G+ IMD3orig − IMD3lp 5.8 dB 5.2 dB
Calculated ∆IMD3lin 20.7 dB 21.6 dB
Simulated ∆IMD3lin 20.6 dB 21.4 dB
calculation, improvements of 20.7 dB and 21.6 dB were expected for IMD3L and IMD3U,
respectively. This estimation was very close to the level of improvement actually achieved
by the addition of the LA in simulation, which was 20.6 dB for IMD3L and 21.4 dB for
IMD3U.
Figure A.3: Simulated IMD3L and IMD3U with tones 1 and 2 at 840 MHz and 860 MHz,
respectively, for the case with (solid line) and without (dashed line) the LA. Also plotted
is the calculated IMD3L and IMD3U (short dashes).
This comparison was also done over a wide range of other power levels, and the calcu-
lated and simulated IMD3 values are plotted in Fig. A.3. Notice how excellent agreement
is obtained between calculation and simulation, thus validating the expression given in Eq.
(3.13).
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